CY8C24123A

CY8C24223A, CY8C24423A

Table 48. AC Characteristics of the I2C SDA and SCL Pins for Vdd > 3.0V (continued)

Symbol

Description

Standard Mode

Fast Mode

Units

Min

Max

Min

Max

 

 

 

TSUSTOI2C

Setup Time for STOP Condition

4.0

–

0.6

–

μs

TBUFI2C

Bus Free Time Between a STOP and START

4.7

–

1.3

–

μs

 

Condition

 

 

 

 

 

TSPI2C

Pulse Width of spikes are suppressed by the

–

–

0

50

ns

 

input filter.

 

 

 

 

 

a.A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement tSU;DAT Š 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line trmax + tSU;DAT = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specifica- tion) before the SCL line is released.

Table 49. AC Characteristics of the I2C SDA and SCL Pins for Vdd < 3.0V (Fast Mode Not Supported)

Symbol

Description

Standard Mode

Fast Mode

Units

Min

Max

Min

Max

 

 

 

FSCLI2C

SCL Clock Frequency

0

100

–

–

kHz

THDSTAI2C

Hold Time (repeated) START Condition. After

4.0

–

–

–

μs

 

this period, the first clock pulse is generated.

 

 

 

 

 

TLOWI2C

LOW Period of the SCL Clock

4.7

–

–

–

μs

THIGHI2C

HIGH Period of the SCL Clock

4.0

–

–

–

μs

TSUSTAI2C

Setup Time for a Repeated START Condition

4.7

–

–

–

μs

THDDATI2C

Data Hold Time

0

–

–

–

μs

TSUDATI2C

Data Setup Time

250

–

–

–

ns

TSUSTOI2C

Setup Time for STOP Condition

4.0

–

–

–

μs

TBUFI2C

Bus Free Time Between a STOP and START

4.7

–

–

–

μs

 

Condition

 

 

 

 

 

TSPI2C

Pulse Width of spikes are suppressed by the

–

–

–

–

ns

 

input filter

 

 

 

 

 

 

Figure 22. Definition for Timing for Fast/Standard Mode on the I2C Bus

 

SDA

TLOWI2C

 

 

 

 

 

TSUDATI2C

 

 

 

 

 

SCL

 

 

 

 

S

T

THDDATI2C

T

TSUSTAI2C

 

HDSTAI2C

 

HIGHI2C

 

THDSTAI2C

Sr

TSPI2C

 

TBUFI2C

 

 

TSUSTOI2C

P

S

 

Document Number: 38-12028 Rev. *I

Page 44 of 56

[+] Feedback

Page 43 Page 45
Page 44
Image 44
Cypress CY8C24123A manual Setup Time for Stop Condition, Bus Free Time Between a Stop and Start Condition
Page 43 Page 45

CY8C24123A specifications

The Cypress CY8C24123A is a prominent member of the PSoC (Programmable System-on-Chip) family, which integrates a microcontroller with programmable analog and digital components on a single chip. Designed for low-power applications, the CY8C24123A offers a compelling mix of features and technologies that make it a popular choice for embedded system developers.

One of the standout features of the CY8C24123A is its low power consumption, which allows it to extend battery life in portable applications. It operates at a voltage range of 1.71V to 5.5V, making it versatile for various power supply options. This device is equipped with a 24 MHz CPU that efficiently executes tasks while keeping energy usage minimal.

The chip boasts a rich set of programmable peripherals, including analog components such as operational amplifiers, comparators, and DACs, enabling designers to create custom signal processing pathways. These features are complemented by a variety of digital peripherals, like timers, UART, I2C, and SPI interfaces, which facilitate communication with other devices and microcontrollers. The integration of these components reduces the need for external components, leading to a more compact design and lower overall system costs.

Moreover, the CY8C24123A includes Flash memory (up to 2 KB) and SRAM (256 bytes), providing ample storage for application code and data. This Flash memory is reprogrammable, enabling developers to update their applications easily without needing to replace the chip.

Another defining characteristic of the CY8C24123A is its programmability. The device can be configured and programmed using the Cypress PSoC Designer software, which allows developers to design and simulate their applications in a user-friendly environment. The combination of hardware-based flexibility and software configuration provides a robust platform for creating custom solutions tailored to specific application requirements.

Overall, the Cypress CY8C24123A stands out for its balance of performance, programmability, and power efficiency. Its integration of programmable analog and digital blocks makes it suitable for a wide range of applications, including industrial control, consumer electronics, and automotive systems. The ability to customize the chip's functionality further boosts its appeal, making it an excellent choice for developers seeking a versatile and efficient solution for their embedded projects.
Top Page Image Contents