Manuals / Cypress / Computer Equipment / Computer Hardware

Cypress CYDC064B08, CYDC064B16, CYDC256B16, CYDC128B08 Timing Diagram of Read with Busy M/S=HIGH53

Models: CYDC256B16 CYDC128B16 CYDC128B08 CYDC064B08 CYDC064B16

1 26

Download 26 pages 26.07 Kb

Page 21

Image 21

CYDC256B16, CYDC128B16,

CYDC064B16, CYDC128B08,

CYDC064B08

Switching Waveforms (continued)

Timing Diagram of Read with BUSY (M/S=HIGH)[53]

	tWC
ADDRESSR	MATCH
R/WR	tPWE
	tSD	tHD
DATA INR	VALID
	tPS
ADDRESSL	MATCH
	tBLA	tBHA
BUSYL		t
		BDD
		tDDD
DATAOUTL		VALID
	tWDD

Write Timing with Busy Input (M/S = LOW)

R/W

BUSY

tWB

tPWE

tWH

Note:

53. CEL = CER = LOW.

Document #: 001-01638 Rev. *E

Page 21 of 26

[+] Feedback

Image 21

Cypress CYDC064B08, CYDC064B16 manual Timing Diagram of Read with Busy M/S=HIGH53, Write Timing with Busy Input M/S = LOW

Contents

Selection Guide for VCC = FeaturesCYDC256B16, CYDC128B16 CYDC064B16, CYDC128B08 CYDC064B08 Unit CYDC256B16, CYDC128B16 Pin Tqfp Top View Pin Configurations 3, 4, 5, 6 CYDC064B08 Pin Configurations 7, 8, 9 Functional Description Pin Definitions Busy InterruptsMaster/Slave Input Read Register Architecture 0 -I/O 5 -I/O Mode 0 -I/O 2 -I/O ModeInput Read Register Operation16 Semaphore Operation Example Function Range Ambient Temperature Electrical Characteristics for V CC =Maximum Ratings23 Operating Range Standb y Cur rent One Port Cmos Ind Input Leakage Current ODR Output LOW Voltage I OL = 8 mA 5V any port 0V any port Output LOW Voltage I OL = 2 mA 5V any port 0V any portInput High Voltage 5V any port Input LOW Voltage 5V any port 0V any port Parameter Description Test Conditions Max Unit Capacitance Write Cycle AC7Test Loads and Waveforms Busy Timing Interrupt TimingSemaphore Timing High after Slave Data Hold From Write End Document # 001-01638 Rev. *E SEM Address Access Time Document # 001-01638 Rev. *E Read Cycle No.1 Either Port Address Access36, 37 Switching WaveformsRead Cycle No.2 Either Port CE/OE Access36, 39 Read Cycle No Either Port36, 38, 41 Write Cycle No CE Controlled Timing 41, 42, 43 Semaphore Read After Write Timing, Either Side49 Timing Diagram of Semaphore Contention51 Write Timing with Busy Input M/S = LOW Timing Diagram of Read with Busy M/S=HIGH53 Busy Timing Diagram No.1 CE Arbitration CEL Valid First54 CER Valid FirstRight Address Valid First Right Side Clears INT R Interrupt Timing Diagrams Left Side Sets INT RRight Side Sets Intl Left Side Clears INT L Ordering Information Pin Thin Plastic Quad Flat Pack Tqfp A100 Package Diagram Document History Issue Date Orig. Description of Change