CYDC256B16, CYDC128B16,
CYDC064B16, CYDC128B08,
CYDC064B08
Document #: 001-01638 Rev. *E Page 23 of 26
Interrupt Timing Diagrams
Notes:
55.tHA depends on which enable pin (CEL or R/WL) is deasserted first.
56.tINS or tINR depends on which enable pin (CEL or R/WL) is asserted last.
Switching Waveforms (continued)
WRITE 1FFF (OR 1/3FFF)
tWC
Right Side Clears INTR:
tHA
READ 1FFF
tRC
tINR
WRITE 1FFE (OR 1/3FFE)
tWC
Right Side Sets INTL:Left Side Sets INTR:Left Side Clears INTL:
READ 1FFE
tINR
tRC
ADDRESSR
CEL
R/WL
INTL
OEL
ADDRESSR
R/WR
CER
INTL
ADDRESSR
CER
R/WR
INTR
OER
ADDRESSL
R/WL
CEL
INTR
tINS
tHA
tINS
(OR 1/3FFF)
OR 1/3FFE)
[55]
[56]
[56]
[56]
[55]
[56]
[+] Feedback