EM78P156N
OTP ROM
3. PIN ASSIGNMENTS
P52 1
P53 2
TCC 3
/RESET 4
Vss 5
P60/INT 6
P61 7
P62 8
P63 9
EM78P156NM | EM78P156NP |
18 |
| P51 | NC |
| 1 |
|
| ||||
| P52 |
| 2 | ||
17 |
| P50 |
| ||
16 |
| OSCI | P53 |
| 3 |
| TCC |
| 4 | ||
15 |
| OSCO |
| ||
| /RESET |
| 5 | ||
|
| ||||
14 |
| VDD |
| ||
| Vss |
| 6 | ||
|
| ||||
13 |
| P67 |
| ||
| P60/INT |
| 7 | ||
|
| ||||
| |||||
12 |
| P66 | P61 |
| 8 |
|
| ||||
11 |
| ||||
| P65 | P62 |
| 9 | |
|
| ||||
| |||||
10 |
| P64 | P63 |
| 10 |
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
|
EM78P156NAS
20 |
| NC | P52 |
| 1 |
|
| ||||
|
| ||||
19 |
| P51 | |||
|
|
| 2 | ||
| P53 |
| |||
18 |
| P50 | |||
| TCC |
| 3 | ||
|
| ||||
| |||||
17 |
| OSCI | /RESET |
| 4 |
|
| ||||
| OSCO | ||||
16 |
| Vss |
| 5 | |
|
| ||||
15 |
| VDD | Vss |
| 6 |
|
| ||||
|
| ||||
14 |
| P67 | P60/INT |
| 7 |
|
| ||||
|
| ||||
13 |
| P66 | P61 |
| 8 |
|
| ||||
|
| ||||
12 |
| P65 | P62 |
| 9 |
|
| ||||
|
| ||||
11 |
| P64 | P63 |
| 10 |
|
| ||||
|
| ||||
|
|
|
|
|
|
EM78P156NKM
20 P51
19 P50
18 OSCI
17 OSCO
16 VDD
15 VDD
14 P67
13 P66
12 P65
11 P64
|
|
|
| Fig. 1 Pin Assignment |
Table 1 EM78P156NP and EM78P156NM Pin Description | ||||
|
|
|
|
|
| Symbol | Pin No. | Type | Function |
|
|
|
|
|
| VDD | 14 | - | * Power supply. |
| OSCI | 16 | I | * XTAL type: Crystal input terminal or external clock input pin. |
| * ERC type: RC oscillator input pin. | |||
|
|
|
| |
|
|
|
| * XTAL type: Output terminal for crystal oscillator or external clock input pin. |
| OSCO | 15 | I/O | * RC type: Instruction clock output. |
|
|
|
| * External clock signal input. |
| TCC | 3 | I | * The real time clock/counter (with Schmitt trigger input pin), must be tied to |
| VDD or VSS if not in use. | |||
|
|
|
| |
| /RESET | 4 | I | * Input pin with Schmitt trigger. If this pin remains at logic low, the controller |
| will also remain in reset condition. | |||
|
|
|
| |
| P50~P53 | 17,18, | I/O | * P50~P53 are |
| * P50 and P51 can also be defined as the | |||
|
| 1, 2 |
| * P50~P52 can be |
|
|
|
| |
| P60~P67 | 6~13 | I/O | * P60~P67 are |
| * These can be | |||
|
|
|
| * P60~P63 can also be |
| /INT | 6 | I | * External interrupt pin triggered by falling edge. |
| VSS | 5 | - | * Ground. |
This specification is subject to change without prior notice. 6 | 07.29.2004 (V1.2) |