Manuals
/
Intel
/
Computer Equipment
/
Computer Hardware
Intel
PXA27X
manual
Typical Battery and External Regulator Configuration
Models:
PXA27X
1
16
36
36
Download
36 pages
58.29 Kb
13
14
15
16
17
18
19
20
General Pmic Characteristics
Fault Management
Default Reset Values
Main Battery
Backup Battery Description
Power Enable Pwren
Features of a Pmic
Page 16
Image 16
Intel® PXA27x Processor Family Power Requirements
Figure 2. Typical Battery and External Regulator Configuration
PXA27x Processor
16
Application Note
Page 15
Page 17
Page 16
Image 16
Page 15
Page 17
Contents
Intel PXA27x Processor Family Power Requirements
Application Note
Application Note
Contents
Figures
Introduction
Naming Conventions
External Power Supply Descriptions
Intel PXA27x Processor Power Supply Domains
Power Domain Enable1 Units Specified Levels Tolerance Volts
PLL
Pxtal
Sram
DMA
Power Domains and System Voltage/Current Requirements
Intel PXA27x Processor Power Supplies
Intel PXA27x Processor Voltage Domains Sheet 1
Voltage Description
Power Supply Configuration in a Minimal System
Intel PXA27x Processor Voltage Domains Sheet 2
Modeling Intel PXA27x processor power consumption
Regulators Required to Power the Intel PXA27x Processor
Intel PXA27x Processor Vcccore Supply Current
Regulator Description
Frequency Dhrystones Power MPEG4 Decode Power Stress
Supply Current For Each Power Domain
Intel PXA27x Processor Vcccore Supply Current
Default Reset Values
Intel PXA27x Processor Supply Current For Each Power Domain
Name Functional Units Current mA @ Power
Vccbatt
Backup Battery
Main Battery
Batteries
Possible Backup Battery Configurations
Battery Chargers and Main Power
Backup Battery Description
Typical Battery and External Regulator Configuration
Intel PXA27x Processor Low Power Operating Modes
Intel PXA27x Processor Operating Modes
CPDIS=1
Power Controller Interface Signals
CPDIS=0
Power Enable Pwren
System Power Enable Sysen / GPIO2
Power Manager I2C Clock Pwrscl / GPIO3
Power Controller Interface Signals
Power Manager I2C Data Pwrsda / GPIO4
On, Off, and Reset
User-Initiated Hard Reset Input
System-Level Considerations for I2C
NRESET Output from Pmic to the Intel PXA27x Processor
Power Manager Capacitor Signals
Universal Subscriber Identity Module Usim
Power-On
Power Mode Sequencing
Cold-Start Power-On and Hardware Reset
Initial Power Up and Deep Sleep Exit Sequence
Vcccore Vccpll Vccsram
Hardware Reset Behavior
Intel PXA27x Processor Family Power Requirements
Sysdel
Pwrdel
Sleep and Deep Sleep
Sleep Entry and Exit
Deep Sleep Entry and Exit
Dynamic Voltage Management DVM
Vcccore Regulator and Dynamic Voltage Management
Intel PXA27x Processor Voltage Manager
Fault Management
Power Manager I2C Interface
NVDDFAULT
DVM Sequencing
NBATTFAULT
Power Management Integrated Circuit Requirements
General Pmic Characteristics
General Pmic Characteristics
Features of a Pmic
Characteristic Description
Programmable Voltage Control
DVM Control Register
Summary
Other Aspects of an Integrated Power Controller
DVM Control and Status Register
Intel PXA27x Processor Family Power Requirements
Top
Page
Image
Contents