Intel® Server Boards S5000PSL and S5000XSL TPS | Design and Environmental Specifications |
Item | Description | Minimum | Maximum | Units |
Tvout_rise | Output voltage rise time from each main output. | 5.0 1 | 70 1 | ms |
Tvout_on | All main outputs must be within regulation of each other within this |
| 50 | ms |
| time. |
|
|
|
|
|
|
|
|
Tvout_off | All main outputs must leave regulation within this time. |
| 400 | ms |
|
|
|
|
|
1.The 5VSB output voltage rise time is from 1.0 ms to 25 ms
V out
10% V out
V1
V2
V3
V4
Tvout_rise
Tvout_on
Tvout_off
TP02313
Figure 25. Output Voltage Timing
Revision 1.2 | 85 |
| Intel order number: |