Design and Environmental Specifications | Intel® Server Boards S5000PSL and S5000XSL TPS |
3.1.3.4.2.1Single Branch Mode Sparing
Slot 2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| DIMM | _A2 |
|
|
| DIMM_B2 |
|
| DIMM_C2 |
| DIMM_D2 |
| ||
Slot 1 |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| DIMM | _A1 |
|
|
| DIMM_B1 |
|
| DIMM_C1 |
| DIMM_D1 |
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Channel A |
|
|
| Channel B |
| Channel C |
| Channel D | ||||
|
|
|
| Branch 0 |
| Branch 1 | |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 15. Single Branch Mode Sparing DIMM Configuration
DIMM_A1 and DIMM_B1 must be identical in organization, size and speed.
DIMM_A2 and DIMM_B2 must be identical in organization, size and speed.
DIMM_A1 and DIMM_A2 need not be identical in organization, size and speed.
DIMM_B1 and DIMM_B2 need not be identical in organization, size and speed.
Sparing should be enabled in BIOS setup.
The BIOS will configure Rank Sparing Mode.
The larger of the pairs {DIMM_A1, DIMM_B1} and {DIMM_A2, DIMM_B2} will be selected as the spare pair unit.
40 | Revision 1.2 |
| Intel order number: |