Intel® Server Board Set SE8500HW4 |
| BIOS User Interface | ||||
|
|
| Table 77. Serial Ports Menu |
|
| |
|
|
|
|
|
|
|
| Setup Item | Option | Default | Help Text | Comment |
|
| COM 1 Enable | Enabled/ | Enabled | Enables or disables |
|
|
|
| Disabled |
| COM1 port. |
|
|
|
|
|
|
|
|
|
| Address | 3F8/2F8/3E8/ | 3F8 | Selects the base I/O |
|
|
|
| 2E8 |
| address for COM1. |
|
|
|
|
|
|
|
|
|
| IRQ | 3/4 | 4 | Selects the Interrupt |
|
|
|
|
|
| Request line for COM1. |
|
|
Setup Item | Option | Default | Help Text | Comment |
Enable Slot 1 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 1. |
|
Enable Slot 2 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 2. |
|
Enable Slot 3 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 3. |
|
|
|
|
|
|
Enable Slot 4 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 4. |
|
|
|
|
|
|
Enable Slot 5 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 5. |
|
|
|
|
|
|
Enable Slot 6 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 6. |
|
|
|
|
|
|
Enable Slot 7 | Enabled/ | Enabled | Enables/Disables |
|
ROM | Disabled |
| Option ROM scan of the |
|
|
|
| device in PCI slot 7. |
|
Enable FC | Enabled/ | Enabled | Enable/Disable posting |
|
Card ROM | Disabled |
| a |
|
|
|
| ROM from |
|
|
|
| Channel Card. |
|
Revision 1.0 | 105 |
| Intel order number |