Intel® Server Board Set SE8500HW4 | Connectors | ||||
|
|
| Table 25. Stacked Ethernet Connector Pinout |
| |
|
|
|
|
|
|
Pin |
| Signal |
| Description |
|
LED Signals |
|
|
|
| |
27 | DNW_LINKB10_N |
| Lower (LAN2) green status LED cathode signal indicating LAN2 activity | ||
|
|
|
|
| |
28 | DNW1_ACT_N_R |
| Lower (LAN2) green status LED anode to | ||
|
|
|
|
|
|
29 | DNW_LINKB100_N |
| Lower (LAN2) green speed LED cathode, yellow LED anode |
| |
|
|
|
|
|
|
30 | LANB1000_N_R |
| Lower (LAN2) yellow speed LED cathode, green LED anode |
| |
|
|
|
|
| |
31 | DNW_LINKA10_N |
| Upper (LAN1) green status LED cathode signal indicating LAN1 activity | ||
|
|
|
|
| |
32 | DNW0_ACT_N_R |
| Upper (LAN1) green status LED anode to | ||
|
|
|
|
|
|
33 | DNW_LINKA100_N |
| Upper (LAN1) green speed LED cathode, yellow LED anode |
| |
|
|
|
|
|
|
34 | LANA1000_N_R |
| Upper (LAN1) yellow speed LED cathode, green LED anode |
| |
|
|
|
|
|
|
Ethernet | Signals |
|
|
| |
|
|
|
|
|
|
15 | DNW_MDIB_DP<0> |
| LAN2 transceiver 0 positive of differential pair |
| |
|
|
|
|
|
|
21 | DNW_MDIB_DN<0> |
| LAN2 transceiver 0 negative of differential pair |
| |
|
|
|
|
|
|
23 | DNW_MDIB_DP<1> |
| LAN2 transceiver 1 positive of differential pair |
| |
|
|
|
|
|
|
16 | DNW_MDIB_DN<1> |
| LAN2 transceiver 1 negative of differential pair |
| |
|
|
|
|
|
|
18 | DNW_MDIB_DP<2> |
| LAN2 transceiver 2 positive of differential pair |
| |
|
|
|
|
|
|
24 | DNW_MDIB_DN<2>> |
| LAN2 transceiver 2 negative of differential pair |
| |
|
|
|
|
|
|
26 | DNW_MDIB_DP<3> |
| LAN2 transceiver 3 positive of differential pair |
| |
|
|
|
|
|
|
19 | DNW_MDIB_DN<3> |
| LAN2 transceiver 3 negative of differential pair |
| |
|
|
|
|
|
|
6 | DNW_MDIA_DP<0> |
| LAN1 transceiver 0 positive of differential pair |
| |
|
|
|
|
|
|
13 | DNW_MDIA_DN<0> |
| LAN1 transceiver 0 negative of differential pair |
| |
|
|
|
|
|
|
11 | DNW_MDIA_DP<1> |
| LAN1 transceiver 1 positive of differential pair |
| |
|
|
|
|
|
|
5 | DNW_MDIA_DN<1> |
| LAN1 transceiver 1 negative of differential pair |
| |
|
|
|
|
|
|
3 | DNW_MDIA_DP<2> |
| LAN1 transceiver 2 positive of differential pair |
| |
|
|
|
|
|
|
10 | DNW_MDIA_DN<2> |
| LAN1 transceiver 2 negative of differential pair |
| |
|
|
|
|
|
|
8 | DNW_MDIA_DP<3> |
| LAN1 transceiver 3 positive of differential pair |
| |
|
|
|
|
|
|
2 | DNW_MDIA_DN<3> |
| LAN1 transceiver 3 negative of differential pair |
| |
|
|
|
|
|
|
Power | Signals |
|
|
|
|
4, 7, 9, 12, 14, | +1.8V Standby |
|
| ||
17, 22, 25 |
|
| |||
|
|
|
| ||
|
|
|
|
| |
1, 20, 35, 36, | Chassis |
| Ground |
| |
37, 38 |
| Ground |
|
|
|
|
|
|
|
|
|
Revision 1.0 | 53 |
| Intel order number |