Daughter Board, OME-DB-8225, OME-DB-37 | Omega OME-A822PG specification

3.2 Daughter Board

The OME-A-822PGL/PGH can be connected with many different daughter boards. The daughter boards are described below:

3.2.1OME-DB-8225

The OME-DB-8225 provides an on-board CJC(Cold Junction Compensation) circuit for thermocouple measurement and a terminal block for easy signal connection. The CJC is connected to A/D channel_0. The OME-A-822PGL/PGH can connect to an OME-DB-8225 through a 37-pin D-sub connector on CN3.

3.2.2OME-DB-37

The OME-DB-37 is a general purpose 37-pin screw terminal board. It connects to a 37-pin D-sub connector.

3.2.3OME-DB-16P

The OME-DB-16P is a 16 channel isolated digital input board. The OME-A-822PGL/PGH provides 16 channels of non-isolatedTTL-compatible digital inputs via the CN1 connector. If used with the OME-DB-16P, the OME-A-822PGL/PGH can provide 16 channels of isolated digital input. Isolation can protect the computer if abnormal or excessive input signals are received.

3.2.4OME-DB-16R

The OME-DB-16R provides 16 SPDT relay outputs. The OME-A-822PGL/PGH provides 16 TTL-compatible digital outputs via CN2. If connecting to the OME-DB-16R, the OME-A-822PGL/PGH can provide 16 relay outputs to control external devices.

OME-A-822PGL/PGH Hardware Manual ---- 40

Image 42

Omega OME-A822PG manual Daughter Board, OME-DB-8225, OME-DB-37, OME-DB-16P, OME-DB-16R

Contents

User’sGuide Benelux CanadaMexico Czech Republic OME-A-822PGH/PGL Tables of Contents Introduction Connector Features General Description Analog Inputs SpecificationsPower Consumption 3 A/D Converter DA Converter Digital I/OInterrupt Channel Programmable Timer/Counter Direct Memory Access Channel DMA Applications Product Check List Hardware Configuration Board Layout I/O Base Address Setting Default base address is Jumper Settings 1 JP1 D/A Internal Reference Voltage Selection 2 JP2 D/A Int/Ext Ref Voltage Selection 3 JP3 Single-ended/Differential Selection 4 JP4 A/D Trigger Source Selection 5 JP5 Interrupt Level Selection 6 JP6 User Timer/Counter Clock Input Selection 7 JP7 DMA Dack Selection JP8 DMA DRQ Selection DRQ JP7 Dack JP8 DMA I/O Register Address Address Read Write 1 8254 Counter 2 A/D Input Buffer RegisterConversion is completed, the Ready bit will clear to zero 3 D/A Output Latch Register 4 D/I Input Buffer Register Clear Interrupt Request 6 A/D Gain Control Register GAIN3 GAIN2 GAIN1 GAIN0 OME-A-822PGH Gain Control Code Table 7 A/D Multiplex Control Register 8 A/D Mode Control Register 9 A/D Software Trigger Control Register 10 D/O Output Latch Register Digital I/O CN2 8254 Timer/Counter Counter A/D Conversion 1 A/D conversion flow Polling, interrupt and DMA 2 A/D Conversion Trigger Modes 3 A/D Transfer Modes Using software trigger and polling transfer Delay the settling time refer to Sec .4.6 and SecRefer to Sec D/A Conversion Analog Input Signal Connection OME-A-822PGL/PGH Hardware Manual OME-A-822PGL/PGH Hardware Manual Signal Shielding Use a single connection to frame ground not A.GND or D.GND Using OME-DB-8225 CJC Output CN1/CN2/CN3 Pin Assignment CN1 Digital Input Pin AssignmentCN2 Digital Output Pin Assignment SINGLE-ENDED Signal Mode Differential Signals OME-DB-37 Daughter BoardOME-DB-8225 OME-DB-16P Calibration Description of Variable Resistors D/A Calibration A/D Calibration Diagnostic Utility Introduction OME-A-822PGL/PGH Hardware Manual Running The Diagnostic Utility Setup Base address selection screen DMA no and IRQ no selection screen Calibration Function Test Test Test Screen Digital I/O Test Screen Multiplexer Test Screen Use IRQ Test Screen Use DMA Test Screen DA Gain Test Screen Timer 0 Test Screen Special Test Help WARRANTY/DISCLAIMER Temperature