CC2420 | Texas Instruments 3138 155 232931 specs

and Q LO signals to the down-conversion mixers in receive mode and up-conversion mixers in transmit mode. The VCO operates in the frequency range 4800 – 4966 MHz, and the frequency is divided by two when split in I and Q.

A crystal must be connected to XOSC16_Q1 and XOSC16_Q2 and provides the reference frequency for the synthesizer. A digital lock signal is available from the PLL.

The digital baseband includes support for frame handling, address recognition, data buffering and MAC security.

CC2420

The 4-wire SPI serial interface is used for configuration and data buffering.

An on-chip voltage regulator delivers the regulated 1.8 V supply voltage. The voltage regulator may be enabled / disabled through a separate pin.

A battery monitor may optionally be used to monitor the unregulated power supply voltage. The battery monitor is configurable through the SPI interface.

SWRS041B

Page 18 of 89

Image 18

Texas Instruments 3138 155 232931 manual CC2420

Contents

Key Features ApplicationsProduct Description Table of contents RF Data Buffering Ordering Information General Information Abbreviations ITU-T References Features Parameter Min Max Units Condition Absolute Maximum RatingsOperating Conditions Parameter Min Typ Max Units Condition Transmit Section Electrical SpecificationsOverall Parameter Min Typ Max Unit Condition / Note Receive Section Rssi / Carrier Sense If SectionFrequency Synthesizer Section Digital Inputs/Outputs VDD Battery Monitor Power SupplyVoltage Regulator CC2420 Pin Assignment Pin Pin Name Pin type Pin Description Avddadc CC2420 simplified block diagram Circuit Description CC2420 Input / output matching Power supply decoupling and filteringApplication Circuit Bias resistor Overview of external components Description Transceiver Transceiver Bill of materials for the application circuits Symbol Chip sequence C0, C1, C2, … , C31 Ieee 802.15.4 Modulation Format Configuration Overview Phase Evaluation Software SmartRF Studio user interface 13 4-wire Serial Configuration and Data Interface Pin configurationRegister access SPI timing specification Status byte Parameter Symbol Min Max Units Conditions RAM access Configuration registers write and read operations via SPI CC2420 RAM Memory Space Fifo access Multiple SPI accessAddress Byte Ordering Name Description Configuration interface Microcontroller Interface and Pin Description Receive mode Rxfifo overflow Pin activity examples during receive Demodulator, Symbol Synchroniser and Data Decision Demodulator Simplified Block Diagram Frame Format Transmitted Synchronisation Header Length field MAC protocol data unit Format of the Frame Control Field FCF Frame check sequence Buffered transmit mode Buffered receive modeRF Data Buffering Unbuffered, serial mode Fifop Address Recognition Acknowledge Frames Acknowledge frame format Radio control state machine Radio control states Nonce / counter MAC Security Operations Encryption and AuthenticationKeys Ieee 802.15.4 Nonce CC2420 Security Flag Byte Stand-alone encryption In-line security operations CTR mode encryption / decryption CBC-MAC21.7 CCM Rssi / Energy Detection Linear if and AGC SettingsMode LMIC Time Timing Link Quality Indication ValueRF Level dBm Clear Channel Assessment Frequency and Channel Programming Voltage Regulator Output Power ProgrammingVCO and PLL Self-Calibration 27.1 VCO Battery Monitor Voltage regulator, simplified schematic Crystal Oscillator Crystal oscillator component values Input / Output MatchingTransmitter Test Modes Unmodulated carrier CC2420 Modulated spectrum plot System Considerations and Guidelines Battery operated systems Low-cost systemsBER / PER measurements PCB Layout Recommendations Antenna Considerations CC2420 Configuration Registers Address Register Register type Description Configuration registers overview Saes Bit Field Name Reset Main 0x10 Main Control RegisterXOSC16MBYPASS MDMCTRL0 0x11 Modem Control Register Reservedframemode Pancoordinator AdrdecodeCCAHYST20 CCAMODE10 Autocrc Autoack Preamblelength CORRTHR40 Demodavgmode Modulationmode MDMCTRL1 0x12- Modem Control RegisterRssi 0x13 Rssi and CCA Status and Control Register RSSIVAL70 Syncword 0x14 Sync Word Txctrl 0x15 Transmit Control Register RXCTRL0 0x16 Receive control register RXMIXBUFCUR10 RXCTRL1 0x17 Receive control register Fsctrl 0x18 Frequency Synthesizer Control and Status Caldone Calrunning Locklength Lockstatus SECCTRL0 0x19 Security Control Register SECMODE10 Sectxl Secrxl Battmon 0x1B Battery Monitor Control registerSECCTRL1 0x1A Security Control Register Battmonok Battmonen Battmonvoltage Manfidl 0x1E Manufacturer ID, Lower 16 Bit IOCFG0 0x1C I/O Configuration RegisterIOCFG1 0x1D I/O Configuration Register HSSDSRC20 SFDMUX40 CCAMUX40 Manfidh 0x1F Manufacturer ID, Upper 16 Bit Fsmtc 0x20 Finite state machine time constants Manand 0x21 Manual signal and override register1 Isused = is * Isandmask + Isormask Vgagainoe Manor 0x22 Manual signal or override registerAgcctrl 0x23 AGC Control Lnamixgainmodeo AGCTST0 0x24 AGC Test Register AGCTST1 0x25 AGC Test RegisterAGCTST2 0x26 AGC Test Register FSTST0 0x27 Frequency Synthesizer Test Register FSTST1 0x28 Frequency Synthesizer Test RegisterFSTST2 0x29 Frequency Synthesizer Test Register FSTST3 0x2A Frequency Synthesizer Test Register Rxbpftst 0x2B Receiver Bandpass Filters Test RegisterFsmstate 0x2C Finite state machine information Adcclockdisable Adctst 0x2D ADC Test RegisterDactst 0x2E DAC Test Register Txfifo 0x3E Transmit Fifo Byte register Oscillator must be running for accessing the RxfifoToptst 0x2F Top Level Test Register Rxfifo 0x3F Receive Fifo Byte register Test Output Signals CCA test signal select tableSignal output on CCA pin Description SFD test signal select table Signal output on SFD pin Description Package Description QLP Quad Leadless Package QLP Soldering information Recommended layout for package QLPPackage thermal properties Thermal resistance Tube Specification 40.3 Plastic tube specification40.4 Carrier tape and reel specification Tape and Reel Specification General Information 42.1 Document HistoryRevision Date Description/Changes Data Sheet Identification Product Status Definition Product Status Definitions Address Information TI Worldwide Technical Support InternetProduct Information Centers 2007, Texas Instruments. All rights reserved Important Notice