Texas Instruments TMS320C6452 DSP Interrupt Support, Edma Event Support, Emulation Considerations

www.ti.com

Peripheral Architecture

Table 10. DDR2 SDRAM Extended Mode Register 1 Configuration (continued)

Mode	Mode Register
Register Bit	Field	Init Value	Description
2	ODT Value (Rtt)	1	On-die termination effective resistance (Rtt) bits. Together
			with bit 2, this bit selects the value for Rtt as 75Ω.
1	Output Driver	SDCFG.DDR_DRIVE	Output driver impedance control bits. Initialized using the
	Impedance		DDR_DRIVE bit of the SDRAM configuration register
			(SDCFG).
0	DLL Enable	0	DLL enable/disable bits. DLL is always enabled.

2.11.2DDR2 SDRAM Initialization After Reset

After a hard or a soft reset, the DDR2 memory controller will automatically start the initialization sequence. The DDR2 memory controller will use the default values in the SDRAM timing 1 and timing 2 registers and the SDRAM configuration register to configure the mode registers of the DDR2 SDRAM device(s). Note that since a soft reset does not reset the DDR2 memory controller registers, an initialization sequence started by a soft reset would use the register values from a previous configuration.

2.11.3DDR2 SDRAM Initialization After Register Configuration

The initialization sequence can also be initiated by performing a write to the two least-significant bytes in the SDRAM configuration register (SDCFG). Using this approach, data and commands stored in the DDR2 memory controller FIFOs are not lost and the DDR2 memory controller ensures read and write commands are completed before starting the initialization sequence.

Perform the following steps to start the initialization sequence:

1.Set the BOOT_UNLOCK bit in the SDRAM configuration register (SDCFG).

2.Write a 0 to the BOOT_UNLOCK bit along with the desired value for the DDR_DRIVE bit.

3.Program the rest of the SDCFG to the desired value with the TIMUNLOCK bit set (unlocked).

4.Program the SDRAM timing 1 register (SDTIM1) and SDRAM timing register 2 (SDTIM2) with the value needed to meet the DDR2 SDRAM device timings.

5.Program the REFRESH_RATE bits in the SDRAM refresh control register (SDRFC) to a value that meets the refresh requirements of the DDR2 SDRAM device.

6.Program SDCFG with the desired value and the TIMUNLOCK bit cleared (locked).

7.Program the read latency (RL) bit in the DDR2 memory controller control register (DMCCTL) to the desired value.

2.12Interrupt Support

The DDR2 memory controller does not generate any interrupts.

2.13 EDMA Event Support

The DDR2 memory controller is a DMA slave peripheral and therefore does not generate EDMA events. Data read and write requests may be made directly by masters including the EDMA controller.

2.14 Emulation Considerations

The DDR2 memory controller will remain fully functional during emulation halts to allow emulation access to external memory.

28 DSP DDR2 Memory Controller SPRUF85 –October 2007

Submit Documentation Feedback