Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320C6452 DSP manual Using the DDR2 Memory Controller

Models: TMS320C6452 DSP

1 46

Download 46 pages 18.29 Kb

Page 29

www.ti.com

Using the DDR2 Memory Controller

3Using the DDR2 Memory Controller

The following sections show various ways to connect the DDR2 memory controller to DDR2 memory devices. The steps required to configure the DDR2 memory controller for external memory access are also described.

3.1Connecting the DDR2 Memory Controller to DDR2 SDRAM

Figure 17, Figure 18, and Figure 19 show a high-level view of the three memory topologies

∙A 32-bit wide configuration interfacing to two 16-bit wide DDR2 SDRAM devices

∙A 16-bit wide configuration interfacing to a single 16-bit wide DDR2 SDRAM device

∙A 16-bit wide configuration interfacing to two 8-bit wide DDR2 SDRAM devices

All DDR2 SDRAM devices must be complaint to the JESD79D-2A standard.

Not all of the memory topologies shown may be supported by your device. See the device-specific data manual for more information.

Printed circuit board (PCB) layout rules and connection requirements between the DSP and the memory device exist and are described in a separate document. See the device-specific data manual for more information. The ODT output pins of the DDR2 memory controller must not be connected to the ODT input pins of DDR2 memory devices. Instead, the ODT input pins of the DDR2 memory devices should be connected to ground and the ODT output pins of the DDR2 memory controller must be left unconnected. The ODT output pins of the DDR2 memory controller are reserved for future use.

SPRUF85 –October 2007

DSP DDR2 Memory Controller

29

Submit Documentation Feedback

Image 29

Texas Instruments TMS320C6452 DSP Using the DDR2 Memory Controller, Connecting the DDR2 Memory Controller to DDR2 Sdram

Contents

Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Reference Guides Data ManualRelated Documents From Texas Instruments Related Documents From Texas Instruments Purpose of the Peripheral FeaturesFunctional Block Diagram Industry Standards Compliance Statement Memory Map Signal DescriptionsClock Control Pin Description DDR2 Memory Controller Signal DescriptionsTruth Table for DDR2 Sdram Commands DDR2 Sdram CommandsCommand Function Protocol DescriptionsRefresh Mode Mode Register Set MRS and EmrsDdrclk MRS/EMRS Ddrcke Ddrcs Ddrras Ddrcas Ddrwe COLDdrcs Ddrras Ddrcas Ddrwe Activation ActvDeactivation Dcab and Deac Dcab CommandDDR2 Read Command Read CommandMemory Width and Byte Alignment Write WRT CommandAddressable Memory Ranges Memory Width Maximum Addressable BytesAddress Mapping Bank Configuration Register Fields for Address MappingBit Field Bit Value Bit Description IbankLogical Address-to-DDR2 Sdram Address Map for 16-bit Sdram Logical Address-to-DDR2 Sdram Address Map DDR2 Memory Controller Fifo Description DDR2 Memory Controller InterfaceCommand Ordering and Scheduling, Advanced Concept DDR2 Memory Controller Fifo Block DiagramCommand Starvation Possible Race Condition Refresh SchedulingRefresh Urgency Levels Urgency Level DescriptionReset Sources Self-Refresh ModeReset Considerations DDR2 Sdram Mode Register Configuration 11.1 DDR2 Sdram Device Mode Register Configuration ValuesDDR2 Sdram Extended Mode Register 1 Configuration 11 DDR2 Sdram Memory Initialization11.3 DDR2 Sdram Initialization After Register Configuration 11.2 DDR2 Sdram Initialization After ResetInterrupt Support Edma Event SupportConnecting the DDR2 Memory Controller to DDR2 Sdram Using the DDR2 Memory ControllerConnecting to Two 16-Bit DDR2 Sdram Devices Connecting to a Single 16-Bit DDR2 Sdram Device Connecting to Two 8-Bit DDR2 Sdram Devices Sdcfg Configuration Programming the Sdram Configuration Register SdcfgProgramming the Sdram Refresh Control Register Sdrfc Function SelectionSdrfc Configuration DDR2 Memory Refresh SpecificationConfiguring Sdram Timing Registers SDTIM1 and SDTIM2 SDTIM1 ConfigurationDmcctl Configuration SDTIM2 ConfigurationDDR2 Sdram Data Register Field Sheet Parameter Name DescriptionOffset Acronym Register Description DDR2 Memory Controller RegistersDDR2 Memory Controller Status Register Dmcstat Module ID and Revision Register MidrModule ID and Revision Register Midr Field Descriptions Bit Field Value DescriptionSdram Configuration Register Sdcfg Field Descriptions Sdram Configuration Register SdcfgSdram Configuration Register Sdcfg Field Descriptions Sdram Refresh Control Register Sdrfc Field Descriptions Sdram Refresh Control Register SdrfcSdram Timing 1 Register SDTIM1 Field Descriptions Sdram Timing 1 Register SDTIM1Trfc TRP Trcd TWR Tras TRC TrrdDDR2 memory data sheet. Calculate using this formula Sdram Timing 2 Register SDTIM2 Field Descriptions Sdram Timing 2 Register SDTIM2Todt Tsxnr Tsxrd Trtp TckePrioraise Burst Priority Register BprioBurst Priority Register Bprio Field Descriptions Rese DDR2 Memory Controller Control Register DmcctlRfid Products ApplicationsDSP