Texas Instruments TMS320C642x DSP manual Table A-1. Document Revision History

Page 56

www.ti.com

Appendix A

Appendix A Revision History

Table A-1lists the changes made since the previous version of this document.

	Table A-1. Document Revision History
Reference	Additions/Modifications/Deletions
Global	Changed DDR_CLKO to DDR_CLK in text, figures, and tables.
Global	Changed DDR_CLKO to DDR_CLK in text, figures, and tables.
Global	Changed DDR_BS[2:0] to DDR_BA[2:0] in text, figures, and tables.
Section 2.1	Changed paragraph.
Section 2.1.1	Changed subsection.
Figure 2	Changed figure.
Figure 3	Changed figure.
Table 2	Changed pin name for Clock and Bank address.
Figure 4	Changed signal name for Clock and Bank address.
Figure 5	Changed signal name for Clock and Bank address.
Figure 6	Changed signal name for Clock and Bank address.
Section 2.4.3	Changed third sentence.
Figure 7	Changed signal name for Clock and Bank address.
Section 2.4.4	Changed third sentence in first paragraph.
Figure 8	Changed signal names.
Figure 9	Changed signal names.
Section 2.4.6	Changed second sentence in second paragraph.
Figure 10	Changed signal name for Clock and Bank address.
Table 15	Changed DDR_A[10] value.
Figure 16	Changed figure.
Section 2.16.1	Changed step 2 in second paragraph.
Figure 17	Changed figure.
Figure 18	Changed figure.
Section 3.2.2	Changed RR equation in second paragraph.
Table 27	Changed equation in Description of RR bits 15-0.
Table 28	Changed equation in Description of bits.
Table 29	Changed equation in Description of T_XSNR bits 22-16.
	Changed equation in Description of T_RTP bits 7-5.
Table 35	Changed Value and Description of Reserved bits 31-6.

56

Revision History

SPRUEM4A–November 2007

Submit Documentation Feedback

Image 56

Contents Users Guide Submit Documentation Feedback Contents List of Figures List of Tables Read This First Features Purpose of the PeripheralIndustry Standards Compliance Statement Functional Block DiagramSupported Use Case Statement Clock Control Clock SourceClock Configuration PLLC2 ConfigurationMemory Map 3 DDR2 Memory Controller Internal Clock DomainsSignal Descriptions DDR2 Memory Controller Signal DescriptionsClock enable Active high Pin Type DescriptionDDR2 Sdram Commands Truth Table for DDR2 Sdram CommandsCommand Function Protocol DescriptionsRefresh Mode Refresh CommandDcab Command Deactivation Dcab and DeacDeac Command Actv Command Activation ActvRead Command DDR2 Read CommandWrite WRT Command DDR2 WRT CommandMode Register Set MRS and Emrs DDR2 MRS and Emrs CommandMemory Width and Byte Alignment Addressable Memory RangesEndianness Support Bit External MemoryBit Field Bit Value Bit Description Bank Configuration Register Fields for Address MappingAddress Mapping Logical Address-to-DDR2 Sdram Address Map for 32-Bit Sdram Logical Address-to-DDR2 Sdram Address Map for 16-bit SdramLogical Address-to-DDR2 Sdram Address Map DDR2 Sdram Column, Row, and Bank Access DDR2 Memory Controller Interface DDR2 Memory Controller Fifo DescriptionCommand Ordering and Scheduling, Advanced Concept Command Starvation Possible Race ConditionSelf-Refresh Mode Refresh SchedulingRefresh Urgency Levels Urgency Level DescriptionReset Signal Reset Source Reset ConsiderationsReset Sources VTP IO Buffer Calibration Auto-Initialization SequenceDDR2 Sdram Configuration by MRS Command DDR2 Sdram Configuration by EMRS1 CommandInitializing Configuration Registers DDR2 Memory ControllerPeripheral Architecture DMA Event Support Power ManagementInterrupt Support Emulation Considerations Connecting the DDR2 Memory Controller to DDR2 Memory Supported Use CasesConnecting DDR2 Memory Controller for 32-Bit Connection Configuring Sdram Bank Configuration Register Sdbcr Sdram Bank Configuration Register Sdbcr ConfigurationConfiguring Sdram Refresh Control Register Sdrcr DDR2 Memory Refresh SpecificationConfiguring Sdram Timing Registers Sdtimr and SDTIMR2 Sdram Timing Register Sdtimr ConfigurationSdram Timing Register 2 SDTIMR2 Configuration DDR2 Data Register Field Manual Data Manual FormulaRegister Field Name Description Configuring DDR PHY Control Register DdrphycrDDR PHY Control Register Ddrphycr Configuration Mode D63-32 D31-0Acronym Register Description DDR VTP RegisterBit Field Sdram Status Register SdrstatSdram Status Register Sdrstat Field Descriptions Bit Field Value Description Sdram Bank Configuration Register SdbcrSdram Bank Configuration Register Sdbcr Field Descriptions Reserved Reserved. Always write a 0 to this bit Sdram Refresh Control Register Sdrcr Sdram Refresh Control Register Sdrcr Field DescriptionsSdram Timing Register Sdtimr Sdram Timing Register Sdtimr Field DescriptionsSdram Timing Register 2 SDTIMR2 Sdram Timing Register 2 SDTIMR2 Field DescriptionsPeripheral Bus Burst Priority Register Pbbpr Peripheral Bus Burst Priority Register PbbprInterrupt Raw Register IRR Interrupt Raw Register IRR Field DescriptionsInterrupt Masked Register IMR Interrupt Masked Register IMR Field DescriptionsInterrupt Mask Set Register Imsr Interrupt Mask Set Register Imsr Field DescriptionsInterrupt Mask Clear Register Imcr Interrupt Mask Clear Register Imcr Field DescriptionsDDR PHY Control Register Ddrphycr DDR PHY Control Register Ddrphycr Field DescriptionsVTP IO Control Register Vtpiocr VTP IO Control Register Vtpiocr Field DescriptionsDDR VTP Enable Register Ddrvtper DDR VTP Enable Register Ddrvtper Field DescriptionsDDR VTP Register Ddrvtpr DDR VTP Register Ddrvtpr Field DescriptionsTable A-1. Document Revision History Additions/Modifications/DeletionsImportant Notice