Omega OME-A822PG manual OME-A-822PGH Gain Control Code Table, 7 A/D Multiplex Control Register

Page 23

OME-A-822PGH GAIN CONTROL CODE TABLE

BI/UN

Settling Time

GAIN

Input Range

GAIN3

GAIN2

GAIN1

GAIN0

BI

23 us

1

+/- 5V

0

0

0

0

BI

28 us

10

+/- 0.5V

0

0

0

1

BI

140 us

100

+/- 0.05V

0

0

1

0

BI

1300 us

1000

+/- 0.005V

0

0

1

1

UNI

23 us

1

0 to 10V

0

1

0

0

UNI

28 us

10

0 to 1V

0

1

0

1

UNI

140 us

100

0 to 0.1V

0

1

1

0

UNI

1300 us

1000

0 to 0.01V

0

1

1

1

BI

23 us

0.5

+/- 10V

1

0

0

0

BI

28 us

5

+/- 1V

1

0

0

1

BI

140 us

50

+/- 0.1V

1

0

1

0

BI

1300 us

500

+/- 0.01V

1

0

1

1

BI=Bipolar, UNI=Unipolar, X=don‘t care, N/A=not available

2.4.7A/D Multiplex Control Register

(WRITE)

Base+A : A/D Multilexer Control Register Format

 

 

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

X

X

X

X

D3

D2

D1

D0

A/D input channel selection data = 4 bits : D3..D0, D3=MSB, D0=LSB, X=don‘t care

Single-ended mode : D3..D0

Differential mode : D2..D0, D3=don’t care

The OME-A-822PGL/PGH provides 16 single-ended or 8 differential analog input signals. In single-ended mode, D3..D0 selects the active channel. In differential mode, D2..D0 selects the active channel and (D3 has no affect).

NOTE: The settling time of the multiplexer depends on the resistance.of the input

sources.

 

 

source resistance = about 0.1K ohm

Æ settling time = about 3 us.

source resistance = about 1K ohm

Æ settling time = about 5 us.

source resistance = about 10K ohm

Æ

settling time = about 10 us.

source resistance = about 100K ohm

Æ

settling time = about 100 us.

OME-A-822PGL/PGH Hardware Manual ---- 21

Image 23
Contents User’sGuide Czech Republic CanadaMexico BeneluxOME-A-822PGH/PGL Introduction Tables of ContentsConnector General Description Features3 A/D Converter SpecificationsPower Consumption Analog InputsInterrupt Channel DA ConverterDigital I/O Direct Memory Access Channel DMA Programmable Timer/CounterProduct Check List ApplicationsBoard Layout Hardware ConfigurationDefault base address is I/O Base Address Setting1 JP1 D/A Internal Reference Voltage Selection Jumper Settings3 JP3 Single-ended/Differential Selection 2 JP2 D/A Int/Ext Ref Voltage Selection5 JP5 Interrupt Level Selection 4 JP4 A/D Trigger Source Selection6 JP6 User Timer/Counter Clock Input Selection DRQ JP7 Dack JP8 DMA 7 JP7 DMA Dack Selection JP8 DMA DRQ SelectionAddress Read Write I/O Register AddressConversion is completed, the Ready bit will clear to zero 1 8254 Counter2 A/D Input Buffer Register 3 D/A Output Latch Register Clear Interrupt Request 4 D/I Input Buffer RegisterGAIN3 GAIN2 GAIN1 GAIN0 6 A/D Gain Control Register7 A/D Multiplex Control Register OME-A-822PGH Gain Control Code Table8 A/D Mode Control Register 9 A/D Software Trigger Control Register 10 D/O Output Latch Register CN2 Digital I/OCounter 8254 Timer/CounterA/D Conversion Polling, interrupt and DMA 1 A/D conversion flow3 A/D Transfer Modes 2 A/D Conversion Trigger ModesRefer to Sec Using software trigger and polling transferDelay the settling time refer to Sec .4.6 and Sec D/A Conversion Analog Input Signal Connection OME-A-822PGL/PGH Hardware Manual OME-A-822PGL/PGH Hardware Manual Use a single connection to frame ground not A.GND or D.GND Signal ShieldingUsing OME-DB-8225 CJC Output CN2 Digital Output Pin Assignment CN1/CN2/CN3 Pin AssignmentCN1 Digital Input Pin Assignment SINGLE-ENDED Signal Mode Differential Signals OME-DB-16P Daughter BoardOME-DB-8225 OME-DB-37Description of Variable Resistors CalibrationD/A Calibration A/D Calibration Introduction Diagnostic UtilityOME-A-822PGL/PGH Hardware Manual Running The Diagnostic Utility Base address selection screen SetupDMA no and IRQ no selection screen Calibration Function Test Test Test Screen Digital I/O Test Screen Multiplexer Test Screen Use IRQ Test Screen Use DMA Test Screen DA Gain Test Screen Timer 0 Test Screen Special Test Help WARRANTY/DISCLAIMER Temperature