
Ultra37000 CPLD Family
Switching Waveforms (continued)
Latched Input and Output
LATCHED INPUT
LATCHED
OUTPUT
INPUT LATCH ENABLE
tICOL
tPDLL
tSL
tHL |
OUTPUT LATCH ENABLE
LATCH ENABLE
tICS
tWH tWL
Asynchronous Reset
INPUT
REGISTERED
OUTPUT
CLOCK
Asynchronous Preset
tRW
tRO
tRR
INPUT
REGISTERED
OUTPUT
CLOCK
Output Enable/Disable
INPUT
OUTPUTS
tPW
tPO
tPR
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| tER |
|
|
|
|
|
|
| tEA | |
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Document #: | Page 23 of 64 |
[+] Feedback