Cypress 37000 CPLD manual Typical 5.0V Power Consumption CY37032, CY37064

Page 24

Ultra37000 CPLD Family

Power Consumption

Typical 5.0V Power Consumption

CY37032

	6 0
						H igh S peed
	5 0
	4 0
(mA)			Low P ow er
(mA)	3 0
Icc
	2 0
	1 0
	0
	0	5 0	1 0 0	1 5 0	2 0 0	2 5 0

Frequency (M H z)

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.

CY37064

VCC = 5.0V, TA = Room Temperature

	9 0
	8 0
									H igh S peed
	7 0
	6 0
Icc (mA)	5 0					Low P ower
						Low P ower
	4 0
	4 0
	3 0
	2 0
	1 0
	0
	0	2 0	40	6 0	8 0	1 0 0	12 0	1 40	1 6 0	18 0

Frequency (M Hz)

The typical pattern is a 16-bit up counter, per logic block, with outputs disabled.

VCC = 5.0V, TA = Room Temperature

Document #: 38-03007 Rev. *E

Page 24 of 64

[+] Feedback

Image 24

Contents Features Ultra37000 5.0V DevicesUltra37000V 3.3V Devices Cypress Semiconductor CorporationSelection Guide Architecture Overview of Ultra37000 Family Programmable Interconnect MatrixLogic Block Product Term Allocator Ultra37000 MacrocellO and Buried Macrocells Input Macrocell Timing ModelDevelopment Software Support Jtag and PCI StandardsThird-Party Programmers Logic Block Diagrams CY37032/CY37032VCY37064/CY37064VInput CY37128/CY37128V CY37192/CY37192VLogic Block Diagrams CY37256/CY37256VCY37384/CY37384V TMSCY37512/CY37512V 0V Device Characteristics Maximum Ratings Operating Range2Range Output ConditionEndurance Characteristics5 3V Device Characteristics Maximum RatingsInductance5 Capacitance5AC Characteristics Switching Characteristics Over the Operating Range Pipelined Mode Parameters Reset/Preset ParametersParameter Description Unit Product Term Clocking Parameters User Option ParametersReset/Preset SynchronousProduct Term Operating Frequency ParametersSwitching Waveforms User OptionJtag Timing Combinatorial OutputLatched Output Registered Input Clock to ClockLatched Input Asynchronous Reset Asynchronous PresetOutput Enable/Disable Latched Input and OutputPower Consumption Typical 5.0V Power Consumption CY37032CY37064 Typical 5.0V Power Consumption CY37128 CY37192Typical 5.0V Power Consumption CY37256 CY37384Typical 5.0V Power Consumption CY37512 Typical 3.3V Power Consumption CY37032VTypical 3.3V Power Consumption CY37064V CY37128VTypical 3.3V Power Consumption CY37192V CY37256VTypical 3.3V Power Consumption CY37384V CY37512VPin Configurations20 Pin Tqfp A44 Top ViewPin Plcc J67 / Clcc Y67 Top View Ball Fine-Pitch BGA BA50 Top View Lead Plcc J83 / Clcc Y84 Top ViewLead Tqfp A100 Top View Ball Fine-Pitch BGA BB100 for CY37064V Top View Ball Fine-Pitch BGA BB100 for CY37128V Top ViewCLK3/I4 GND Lead Tqfp A160 for CY37192V Top View TDO I/OLead Pqfp N208 / Cqfp U208 Top View I/O I/O I/O I/O I/O I/O I/O I/OBall Pbga BG292 Top View Ball Fine-Pitch BGA BB256 Top View Lead Pbga BG388 Top View Ball Fine-Pitch BGA BB400 Top View Ordering Information 0V Ordering InformationLead Plastic Leaded Chip Carrier CY37064P84-154JC CY37128P84-167JC Lead Plastic Quad Flat Pack CY37256P256-154BGC 3V Ordering Information BB100 Lead Plastic Quad Flat Pack CY37256VP256-100BGC Package Diagrams Lead Lead Pb-Free Thin Plastic Quad Flat Pack A44Lead Lead Pb-Free Plastic Leaded Chip Carrier J67 Lead Ceramic Leaded Chip Carrier Y67 Ball 7.0 mm x 7.0 mm x 1.2 mm, 0.80 pitch Thin BGA BA48D Lead Lead Pb-Free Plastic Leaded Chip Carrier J83Lead Ceramic Leaded Chip Carrier Y84 Lead Lead Pb-Free Thin Plastic Quad Flat Pack Tqfp A100 Ball Thin Ball Grid Array 11 x 11 x 1.4 mm BB100 51-85049-*B Lead Ceramic Quad Flatpack Cavity Up U162 Detail aLead Plastic Quad Flatpack N208 Lead Ceramic Quad Flatpack Cavity Up U208 Ball Fbga 17 x 17 mm BB256 Bottom ViewBall Plastic Ball Grid Array Pbga 27 x 27 x 2.33 mm BG292 Ball Plastic Ball Grid Array Pbga 35 x 35 x 2.33 mm BG388 Ball Fbga 21 x 21 x 1.4 mm BB400 Addendum 3V Operating Range Commercial3V ± Issue Orig. Description of Change Date Document History