Cypress manual Logic Block Diagram CY7C1480V25 2M x, Logic Block Diagram CY7C1482V25 4M x

Page 2

								CY7C1480V25
								CY7C1482V25
								CY7C1486V25
Logic Block Diagram – CY7C1480V25 (2M x 36)
A 0, A1, A	ADDRESS
	ADDRESS
	REGISTER		2	A [1:0]
			2	A [1:0]
MODE
ADV				Q1
CLK			BURST
		COUNTER
		CLR	AND	Q0
ADSC			LOGIC
ADSC
ADSP
	DQ D ,DQP D			DQ D ,DQPD
BW D	BYTE			BYTE
	WRITE REGISTER			WRITE DRIVER
	DQ C ,DQP C			DQ C ,DQP C
BW C	BYTE			BYTE				OUTPUT
	WRITE REGISTER			WRITE DRIVER	MEMORY	SENSE	OUTPUT	OUTPUT	D Q s
	WRITE REGISTER			WRITE DRIVER	MEMORY		OUTPUT	BUFFERS
					ARRAY		REGISTERS	BUFFERS
				DQ B ,DQP B	ARRAY	AMPS	REGISTERS	E	DQP A
	DQ B ,DQP B					AMPS			DQP A
	DQ B ,DQP B								DQP B
BW B	BYTE			BYTE					DQP B
				BYTE					DQP C
				WRITE DRIVER
	WRITE REGISTER			WRITE DRIVER
	WRITE REGISTER								DQP D
									DQP D
	DQ A ,DQP A			DQ A ,DQP A
	DQ A ,DQP A			BYTE
BW A	BYTE			BYTE
BW A	BYTE			WRITE DRIVER
BWE	WRITE REGISTER			WRITE DRIVER
BWE	WRITE REGISTER
GW									INPUT
GW	ENABLE	PIPELINED							REGISTERS
CE1	REGISTER	PIPELINED
CE1		ENABLE
CE2


CE3
OE
ZZ	SLEEP
ZZ	CONTROL
	CONTROL
Logic Block Diagram – CY7C1482V25 (4M x 18)

A0, A1, A	ADDRESS
A0, A1, A	REGISTER
	REGISTER
MODE		2	A[1:0]
		2

ADV		BURST	Q1
CLK	COUNTER AND
		LOGIC
	CLR		Q0
ADSC
ADSP
	DQ B, DQP B		DQ B,DQP B
	DQ B, DQP B		WRITE DRIVER
BW B	WRITE REGISTER		WRITE DRIVER			OUTPUT	DQs
	WRITE REGISTER				OUTPUT
			MEMORY	SENSE
				SENSE		BUFFERS	DQP A
				AMPS	REGISTERS	BUFFERS	DQP A
			ARRAY	AMPS	REGISTERS	E	DQP B
	DQ A, DQP A		DQ A, DQP A				DQP B
			DQ A, DQP A
BW A			WRITE DRIVER
	WRITE REGISTER		WRITE DRIVER
	WRITE REGISTER
BWE							INPUT
GW							INPUT
GW	ENABLE						REGISTERS
CE1	ENABLE	PIPELINED					REGISTERS
CE1	REGISTER	PIPELINED
CE2			ENABLE
CE3			ENABLE
CE3
OE
ZZ	SLEEP
ZZ	CONTROL
	CONTROL
Document #: 38-05282 Rev. *H							Page 2 of 32

[+] Feedback

Image 2

Contents Selection Guide FeaturesFunctional Description1 250 MHz 200 MHz 167 MHz UnitLogic Block Diagram CY7C1480V25 2M x Logic Block Diagram CY7C1482V25 4M xLogic Block Diagram CY7C1486V25 1M x CLRCY7C1482V25 4M x Pin Configurations Pin Tqfp PinoutCY7C1480V25 2M x CY7C1482V25 4M x DQ B DQP G DQP C DQ G DQ BDQ G DQP F DQP B DQ CPin Definitions Functional Overview Single Read AccessesSingle Write Accesses Initiated by Adsp TDIZZ Mode Electrical Characteristics Interleaved Burst Address Table Mode = Floating or VDDLinear Burst Address Table Mode = GND Truth Table Operation Add. UsedTruth Table for Read/Write FunctionIeee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramTAP Controller Block Diagram Instruction Register TAP Instruction SetParameter Description Min Max Unit Clock TAP AC Switching Characteristics Over the Operating Range9TAP Timing Output Times8V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions5V TAP AC Test Conditions Parameter Description Test Conditions MinBoundary Scan Exit Order 2M x Scan Register SizesIdentification Codes P10 Boundary Scan Exit Order 4M xA11 A10 M10Boundary Scan Exit Order 1M x Operating Range Electrical Characteristics Over the Operating Range12Maximum Ratings Range AmbientAC Test Loads and Waveforms Capacitance14Thermal Resistance14 Parameter Description 250 MHz 200 MHz 167 MHz Unit Min Max Switching Characteristics Over the Operating Range15Setup Times Switching Waveforms Read Cycle Timing21Write Cycle Timing21 Read/Write Cycle Timing21, 23 ZZ Mode Timing25 DON’T CareOrdering Information 250 Package Diagrams Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Document Number Issue Date Orig. Description of ChangeDocument History VKN/KKVTMP