TS32M~1GCF80 |
|
|
|
|
| 80X CompactFlash Card |
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
3.10 I/O Output (Write) Timing Specification |
|
|
|
|
|
|
|
|
| |||
|
| Cycle Time Mode: | 255 ns | 120 ns | 100 ns | 80 ns |
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| IEEE | Min | Max | Min | Max | Min | Max | Min | Ma |
|
| Item | Symbol | x |
| ||||||||
| Symbol | ns. | ns. | ns. | ns. | ns. | ns. | ns. |
| |||
|
|
| ns. |
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| |
| Data Setup before IOWR | tsu(IOWR) | tDVIWH | 60 |
| 20 |
| 20 |
| 15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Data Hold following IOWR | th(IOWR) | tlWHDX | 30 |
| 10 |
| 5 |
| 5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| IOWR Width Time | tw(IOWR) | tlWLIWH | 165 |
| 70 |
| 65 |
| 55 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Address Setup before IOWR | tsuA(IOWR) | tAVIWL | 70 |
| 25 |
| 25 |
| 15 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Address Hold following IOWR | thA(IOWR) | tlWHAX | 20 |
| 20 |
| 10 |
| 10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CE Setup before IOWR | tsuCE (IOWR) | tELIWL | 5 |
| 5 |
| 5 |
| 5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| CE Hold following IOWR | thCE (IOWR) | tlWHEH | 20 |
| 20 |
| 10 |
| 10 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| REG Setup before IOWR | tsuREG (IOWR) | tRGLIWL | 5 |
| 5 |
| 5 |
| 5 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| REG Hold following IOWR | thREG (IOWR) | tlWHRGH | 0 |
| 0 |
| 0 |
| 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| IOIS16 Delay Falling from Address3 | tdfIOIS16 (ADR) | tAVISL |
| 35 |
| na1 |
| na1 |
| na1 |
|
| IOIS16 Delay Rising from Address3 | tdrIOIS16 (ADR) | tAVISH |
| 35 |
| na1 |
| na1 |
| na1 |
|
| Wait Delay Falling from IOWR3 | tdWT(IOWR) | tlWLWTL |
| 35 |
| 35 |
| 35 |
| na2 |
|
| IOWR high from Wait high3 | tdrIOWR (WT) | tWTJIWH | 0 |
| 0 |
| 0 |
| na2 |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Wait Width Time3 | tw(WT) | tWTLWT |
| 350 |
| 350 |
| 350 |
| na2 |
|
|
|
| H |
|
|
|
|
|
|
|
|
|
Transcend Information Inc. | 24 |