TS32M~1GCF80 | 80X CompactFlash Card | |
|
|
|
Figure: Device Control Register
Bit 7: this bit is ignored by the CompactFlash Storage Card. The host software should set this bit to 0.
Bit 6: this bit is ignored by the CompactFlash Storage Card. The host software should set this bit to 0.
Bit 5: this bit is ignored by the CompactFlash Storage Card. The host software should set this bit to 0.
Bit 4: this bit is ignored by the CompactFlash Storage Card. The host software should set this bit to 0.
Bit 3: this bit is ignored by the CompactFlash Storage Card. The host software should set this bit to 0.
Bit 2 (SW Rst): this bit is set to 1 in order to force the CompactFlash Storage Card to perform an AT Disk controller Soft Reset operation. This does not change the PCMCIA Card Configuration Registers (see Section 4.3 to 4.7) as a hardware Reset does. The Card remains in Reset until this bit is reset to ‘0.’
Bit 1
Bit 0: this bit is ignored by the CompactFlash Storage Card.
5.5.11 Card (Drive) Address Register (Address 3F7h[377h]; Offset Fh)
This register is provided for compatibility with the AT disk drive interface. It is recommended that this register not be mapped into the host’s I/O space because of potential conflicts on Bit 7. The bits are defined as follows:
Bit 7: this bit is unknown.
Implementation Note:
Conflicts may occur on the host data bus when this bit is provided by a Floppy Disk Controller operating at the same addresses as the CompactFlash Storage Card. Following are some possible solutions to this problem for the PCMCIA implementation:
1)Locate the CompactFlash Storage Card at a
2)Do not install a Floppy and a CompactFlash Storage Card in the system at the same time.
3)Implement a socket adapter that can be programmed to (conditionally)
4)Do not use the CompactFlash Storage Card’s Drive Address register. This may be accomplished by either a) If possible, program the host adapter to enable only I/O addresses
Bit 6
Bit 5
Transcend Information Inc. | 43 |