Transcend Information TS32M~1GCF80 dimensions Signal Description, Signal Name Dir Pin Description

Page 7

TS32M~1GCF80					80X CompactFlash Card

3.2 Signal Description
	Signal Name		Dir.	Pin	Description

A10 – A00			I	8,10,11,12,	These address lines along with the -REG signal are used to select the following:
(PC Card Memory Mode)				14,15,16,17,	The I/O port address registers within the CompactFlash Storage Card , the
				18,19,20	memory mapped port address registers within the CompactFlash Storage Card,
					a byte in the card's information structure and its configuration control and status
					registers.
A10 – A00					This signal is the same as the PC Card Memory Mode signal.
(PC Card I/O Mode)
			I
A02 - A00				18,19,20	In True IDE Mode, only A[02:00] are used to select the one of eight registers
(True IDE Mode)					in the Task File, the remaining address lines should be grounded by the
					host.

BVD1			I/O	46	This signal is asserted high, as BVD1 is not supported.
(PC Card Memory Mode)
-STSCHG					This signal is asserted low to alert the host to changes in the READY and Write
(PC Card I/O Mode)					Protect states, while the I/O interface is configured. Its use is controlled by the
Status Changed					Card Config and Status Register.
-PDIAG					In the True IDE Mode, this input / output is the Pass Diagnostic signal in the
(True IDE Mode)					Master / Slave handshake protocol.

BVD2			I/O	45	This signal is asserted high, as BVD2 is not supported.
(PC Card Memory Mode)
-SPKR					This line is the Binary Audio output from the card. If the Card does not support
(PC Card I/O Mode)					the Binary Audio function, this line should be held negated.
-DASP					In the True IDE Mode, this input/output is the Disk Active/Slave Present signal in
(True IDE Mode)					the Master/Slave handshake protocol.

Transcend Information Inc.

7

V1.1

Image 7

Contents 80X CompactFlash Card Placement FeatureDimensions DescriptionCHS and Capacity Ordering InformationCompactflash Card Specification Block Diagram Electrical Interface Pin Assignment and Pin Type PC Card Memory Mode PC Card I/O Mode True IDE Mode4V1.1 Signal Name Dir Pin Description Signal DescriptionCsel V1.1 Iord REG True IDE Mode As Iordy Input Leakage Current Electrical SpecificationParameter Symbol Min Max Unit Remark Input Characteristics CompactFlash interface I/O atMin Max Unit ParameterOutput Drive Type Output Drive Characteristics Signal Card Host Signal Interface150 μ a high state per socket TS32M~1GCF8080X CompactFlash CardAttribute Memory Read Timing Figure Attribute Memory Read Timing DiagramConfiguration Register Attribute Memory Write Timing Cycle Time Mode 250 ns 120 ns 100 ns 80 ns Common Memory Read Timing SpecificationMin Max Symbol Min Symbol Common Memory Write Timing Specification80X CompactFlash Card I/O Input Read Timing SpecificationCycle Time Mode 255 ns 120 ns 100 ns 80 ns 10 I/O Output Write Timing SpecificationMode True IDE PIO Mode Read/Write Timing SpecificationV1.1 True IDE Multiword DMA Mode Read/Write Timing Specification A10 A8-A4 Card ConfigurationMultiple Function CompactFlash Storage Cards CE2 CE1Attribute Memory Function Function ModeCE2 CE1 A10 D15-D8 D7-D0 Configuration Option RegisterBase + 00h in Attribute Memory Table CompactFlash Storage Card ConfigurationsTable Pin Replacement Changed Bit/Mask Bit Values Pin Replacement Register Base + 04h in Attribute MemoryI/O Transfer Function Socket and Copy Register Base + 06h in Attribute MemoryFunction Code True IDE Mode I/O Transfer FunctionTable Pcmcia Mode I/O Function Common Memory Transfer FunctionV1.1 CF-ATA Drive Register Set Definition and Protocol Table I/O ConfigurationsTable Primary and Secondary I/O Decoding I/O Primary and Secondary Address ConfigurationsTable Contiguous I/O Decoding Contiguous I/O Mapped AddressingMemory Mapped Addressing CF-ATA Registers True IDE Mode AddressingData Register Address 1F0h170hOffset 0,8,9 Table Data Register Access Error Register Address 1F1h171h Offset 1, 0Dh Read OnlyCylinder Low LBA 15-8 Register Address 1F4h174h Offset Feature Register Address 1F1h171h Offset 1, 0Dh Write OnlySector Count Register Address 1F2h172h Offset Sector Number LBA 7-0 Register Address 1F3h173h OffsetFigure Status & Alternate Status Register Device Control Register Address 3F6h376h Offset EhFigure Device Control Register Card Drive Address Register Address 3F7h377h Offset FhCF-ATA Command Description LBA CF-ATA Command SetDefinitions Cyl High Cyl Low Sec Num Sec Cnt Feature Check Power Mode 98h or E5hExecute Drive Diagnostic 90h Bit CommandSec Num LBA Sec Cnt Erase Sectors C0hFormat Track 50h Drive Head LBA Cyl HighIdentify Device Ech Word Default Total Data Field Type InformationBytes Total Data Field Type Information Word 6 Default Number of Sectors per Track Word 0 General ConfigurationWord 1 Default Number of Cylinders Word 3 Default Number of HeadsTotal Sectors Addressable in LBA Mode Word 49 Capabilities Bit 13 Standby TimerPIO Data Transfer Cycle Timing Mode Multiple Sector SettingRecommended Multiword DMA transfer cycle time Multiword DMA transferWord 64 Advanced PIO transfer modes supported Word 65 Minimum Multiword DMA transfer cycle timeWords 85-87 Features/command sets enabled Words 82-84 Features/command sets supportedWord 68 Minimum PIO transfer cycle time with Iordy Word 89 Time required for Security erase unit completion Word 91 Advanced power management level valueWord 128 Security Status Bit 8 Security Level Value Maximum PIO mode timing selected Word 160 Power Requirement DescriptionAdditional Requirements for CF Advanced Timing Modes Value Maximum Pcmcia IO timing mode Supported Value Maximum Multiword DMA timing mode supportedValue Current PIO timing mode selected Value Current Multiword DMA timing mode selectedInitialize Drive Parameters 91h Drive Cyl High Cyl Low Sec Num Sec Cnt FeatureIdle 97h or E3h Idle Immediate 95h or E1hRead DMA C8h Read Buffer E4hRead Multiple C4h Read Verify Sectors 40h or 41h Read Sectors 20h or 21hRequest Sense 03h Recalibrate 1XhSeek 7Xh Table Extended Error CodesTable Feature Supported Set Features EFhSet Multiple Mode C6h Standby 96h or E2h Set Sleep Mode- 99h or E6hTranslate Sector 87h Standby Immediate 94h or E0hTableTranslate Sector Information Write Buffer E8h Wear Level F5hWrite DMA CAh Write Multiple Command C5h Write Sectors 30h or 31h Write Multiple without Erase CDhWrite Verify 3Ch Write Sectors without Erase 38hBBK UNC Idnf Abrt Amnf Drdy DWF DSC Corr ERR 80X CompactFlash Card Error PostingCIS Description Address Data Description of Contents CIS functionAddress Data 5 4 Description of Contents CIS function Cistplconfig V1.1 MS IR IO RO a Address Data 5 4 3 2 1 Description of Contents CIS function Irqn LS AS NR RO a T