Chapter 3 | Hardware |
Pin # | Signal | Description |
76 | USB0- | Universal Serial Bus Port 0 Data Negative Polarity |
|
|
|
77 | AD22 | Address/Data bus 22 – Refer to |
78 | AD21 | Address/Data bus 21 – Refer to |
|
|
|
79 | AD23 | Address/Data bus 23 – Refer to |
|
|
|
80 | USB1- | Universal Serial Bus Port 0 Data Negative Polarity |
81 | AD24 | Address/Data bus 24 – Refer to |
|
|
|
82 | CBE3* | Bus Command and Byte Enable 3 – Refer to |
|
|
|
83 | VCC4 | +5 volts |
84 | VCC5 | +5 volts |
85 | AD25 | Address/Data bus 25 – Refer to |
|
|
|
86 | AD26 | Address/Data bus 26 – Refer to |
87 | AD28 | Address/Data bus 28 – Refer to |
|
|
|
88 | USB0+ | Universal Serial Bus Port 0 Data Positive Polarity |
|
|
|
89 | AD27 | Address/Data bus 27 – Refer to |
90 | AD29 | Address/Data bus 29 – Refer to |
|
|
|
91 | AD30 | Address/Data bus 30 – Refer to |
|
|
|
92 | USB1+ | Universal Serial Bus Port 1 Data Positive Polarity |
93 | PCIRST* | PCI Bus Reset – This output signal is used to reset the entire PCI Bus and is |
|
| asserted during a system reset. |
94 | AD31 | Address/Data bus 31 – Refer to |
95 | INTC* | Interrupt C – This signal is used to request an interrupt and only has |
|
| meaning on a |
96 | INTD* | Interrupt D – This signal is used to request an interrupt and only has |
|
| meaning on a |
97 | INTA* | Interrupt A – This signal is used to request an interrupt. |
|
|
|
98 | INTB* | Interrupt B – This signal is used to request an interrupt and only has |
|
| meaning on a |
99 | GND | Ground |
100 | GND | Ground |
Notes: The shaded area denotes power or ground. The signals marked with * = Negative true logic.
28 | Reference Manual | XTX 820 |