AMD 8151 Rev 3.03 July 12, SERR# and PERR# signals are not supported on the AGP bridge

Page 9

24888 Rev 3.03 - July 12, 2004

 

AMD-8151TMAGP Tunnel Data Sheet

 

 

 

 

 

 

 

Pin name and description

IO cell

Power

AGP 3.0

AGP 2.0

 

type

plane

Signaling

Signaling

 

 

 

 

 

 

 

 

 

 

During

After

During

After

 

 

 

reset

reset

reset

reset

 

 

 

 

 

 

 

A_GNT#. AGP master grant signal.

Output

VDD15

Term

Low

PU

High

 

 

 

 

 

 

 

A_IRDY#. AGP master ready signal.

IO

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_MB8XDET#. This pin is controlled by DevA:0x40[8XDIS]. It

Output

VDD15

Low

Low

Low

Low

is designed to be connected to the AGP connector to indicate

 

 

 

 

 

 

support for AGP 3.0 signaling.

 

 

 

 

 

 

 

 

 

 

 

 

 

A_PAR. AGP parity signal.

IO

VDD15

Term

Term

PU

Low

 

 

 

 

 

 

 

A_PCLK. 66 MHz AGP clock.

Output

VDD33

Func.

Func.

Func.

Func.

 

 

 

 

 

 

 

A_PLLCLKO. PLL clock output. See section 4.3 for details.

Output

VDD33

Func.

Func.

Func.

Func.

 

 

 

 

 

 

 

A_PLLCLKI. PLL clock input. See section 4.3 for details.

Input

VDD33

 

 

 

 

 

 

 

 

 

 

 

A_REFCG. AGP signal reference output.

Analog

VDD15

 

 

 

 

 

output

 

 

 

 

 

 

 

 

 

 

 

 

A_REFGC. AGP signal reference input.

Analog

VDD15

 

 

 

 

 

input

 

 

 

 

 

 

 

 

 

 

 

 

A_REQ#. AGP master request signal.

Input

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_RESET#. AGP bus reset signal. This is asserted whenever

Output

VDD33

Low

High

Low

High

RESET# is asserted or when programmed by

 

 

 

 

 

 

DevB:0x3C[SBRST]. Assertion of this pin does not reset any logic

 

 

 

 

 

 

internal to the IC.

 

 

 

 

 

 

 

 

 

 

 

 

 

A_RBF#. AGP read buffer full signal.

Input

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_SBSTB_[P, N]. AGP differential side band address strobe. In

Input

VDD15

Term

Term

_P: PU

_P: PU

AGP 3.0 signaling mode, A_SBSTB_P is the first strobe and

 

 

 

 

_N: PD

_N: PD

A_SBSTB_N is the second strobe.

 

 

 

 

 

 

 

 

 

 

 

 

 

A_SBA[7:0]. AGP side band address signals.

Input

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_ST[2:0]. AGP status signals.

Output

VDD15

Term

Low

PU

Low

 

 

 

 

 

 

 

A_STOP#. AGP target abort signal.

IO

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_TRDY#. AGP target ready signal.

IO

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

A_TYPEDET#. AGP IO voltage level type detect. 0=1.5 volts;

Input

VDD33

 

 

 

 

1=3.3 volts (not supported by the IC). The state of this pin is

 

 

 

 

 

 

provided in DevA:0x40[TYPEDET]. This pin is also used for test-

 

 

 

 

 

 

mode selection; see section 9. This signal requires an external

 

 

 

 

 

 

pullup resistor to VDD33 on the systemboard.

 

 

 

 

 

 

 

 

 

 

 

 

 

A_WBF#. AGP write buffer full signal.

Input

VDD15

Term

Term

PU

PU

 

 

 

 

 

 

 

The SERR# and PERR# signals are not supported on the AGP bridge.

9

Page 8 Page 10
Image 9
Page 8 Page 10
Contents Overview Device FeaturesCover AMD-8151TMDeviceAMD-8151 TM AGP Tunnel Data Sheet Table of Contents Rev 3.03 July 12 System block diagram Configuration space Ball designationsList of Tables IO signal types Tunnel Link Signals ACALD, S and ACALD, S#. Compensation pins for AGP SignalsSERR# and PERR# signals are not supported on the AGP bridge Test and Miscellaneous Signals Power and GroundPower Plane Sequencing Functional Operation Overview Reset And InitializationClocking Clock GatingLink PHY Tunnel LinksAGP Tags, UnitIDs, And OrderingAGP transaction Link transaction Translation from AGP requests to link requestsVarious Behaviors AGP Compensation And Calibration CyclesRegisters Register Overview Configuration SpaceRegister Naming and Description Conventions AGP Device AGP BridgeConfiguration spaces Memory mapped address spacesRegister attributes RESET# AGP Device Status And Command Register DevA0x04AGP Device Revision and Class Code Register DevA0x08 REVISION. Read onlyDefault 0000 00A0h Attribute Read only Default 0000 0000h Attribute Read write onceAGP Device Subsystem ID and Subsystem Vendor ID Register AGP Capabilities PointerDefault 0000 0000h Attribute See below 24888 Rev 3.03 July 12AGP Miscellaneous Control Register DevA0x40 Nctl 1514 Updated by the hardware approximately every 8 microsecondsPctl 1Fh, then 1Fh is applied 11bAGP Status Register AGP Revision and Capability RegisterBit Gart support. This bit fixed low Host translation#. This bit fixed lowDefault 0000 0000h Attribute Read-write AGP Command RegisterRates Pcalcyc and then DevA0xB0CALDIS should be cleared afterwardAGP3MD Drate Default 0001 0F00h Attribute See belowAGP Control Register AGP Aperture Size RegisterGarthi Gart base address register high Link Command RegisterGartlo Gart base address register low Slave/primary interface type. Read onlyLink Configuration And Control Register Rev 3.03 July 12 Link Frequency Capability 0 Register DevA0xCC Link Frequency Capability 1 Register DevA0xD0Link Enumeration Scratchpad Register DevA0xD4 Default See below Attribute See below Behavior 3021 Reserved 2016Bctl Sum exceeds 1Fh, then 1Fh is applied 11b ActlClock Control Register Must be high. See .3.1 for detailsAGP Bridge Status And Command Register DevB0x04 AGP Bridge Configuration RegistersAGP Bridge Vendor And Device ID Register DevB0x00 AGP Bridge Revision and Class Code Register DevB0x08AGP Bridge Memory Base-Limit Registers DevB0x301C 3130 Reserved DevB0x24. Default 0000 FFF0h Attribute Read-write Default 0000 00FFh Attribute See belowDevB0x3C Operating ranges Absolute maximum ratingsElectrical Data Absolute Ratings Operating RangesDC characteristics for signals on the VDD33 power plane Current and power consumptionDC Characteristics Symbol Parameter Description Min Max Units CommentsInput high voltage VDD15 + VDD15 AC Characteristics AC data for common clock operation of AGP signalsSymbol Parameter Description Min Max Units AC data for clocksAGP AC data for clock-forwarded operation of AGP signalsTop side view Ball DesignationsSignal name Ball Signal BGA positionsSignal Ball Name Power and ground BGA positionsPackage mechanical drawing Package SpecificationNand Tree Mode High Impedance ModeTest modes TestNand tree 2 output signal is STRAPL4 Revision Appendix Revision History

8151 specifications

The AMD 8151 is a notable member of AMD's family of chipsets, designed to complement the AMD K5 and K6 processors. Released in the late 1990s, this chipset was primarily targeted at performance-driven PCs. The AMD 8151 provided users with an array of features and technologies that enhanced the overall computing experience, making it a popular choice among system builders and enthusiasts at the time.

One of the standout features of the AMD 8151 is its support for a 64-bit data bus. This significant design choice allowed for faster data transfer rates and better communication between the CPU and other critical components, such as memory. The chipset was capable of supporting multiple memory configurations, including ECC (Error-Correcting Code) memory, which enhanced system reliability, particularly for servers and workstations.

In terms of connectivity, the AMD 8151 included several integrated controllers, such as the PCI controller, which facilitated connections to various peripherals and expansion cards. With its support for the PCI bus, users could take advantage of high-speed devices, such as graphics cards, sound cards, and network adapters, enhancing the overall functionality of their systems.

Another important characteristic of the AMD 8151 is its power management capabilities. The chipset featured advanced power management technologies, which allowed systems to use energy more efficiently. This not only helped reduce operational costs but also contributed to less heat production, extending the longevity of the components within the PC.

The AMD 8151 also offered robust support for a range of bus speeds, which provided flexibility for users looking to customize their systems. With a maximum bus speed of 66 MHz, it was well-suited for the processors of its time, ensuring compatibility and optimal performance.

Moreover, the AMD 8151 played a crucial role in the development of 3D graphics capabilities. It was designed to work seamlessly with AMD's 3D graphics technology, which allowed for improved visual performance in gaming and multimedia applications. This made it an appealing choice for users who prioritized graphics performance.

Overall, the AMD 8151 chipset embodied the technological advancements of its era, providing enhanced performance, flexibility, and reliability. It stood as a testament to AMD's commitment to innovation in the computing space, marking a significant chapter in the evolution of PC architecture.
Top Page Image Contents