Transcend Information TS8GCF600, TS16GCF600 dimensions Iordy, Ddmardy, Dstrobe

Page 14

TS8G~16GCF600

 

600X CompactFlash Card

 

 

 

 

 

 

 

 

 

 

 

 

Signal Name

Dir.

Pin

Description

-VS1

O

33

Voltage Sense Signals. -VS1 is grounded on the Card and sensed by the Host

-VS2

so that the CompactFlash Storage Card CIS can be read at 3.3 volts and -VS2 is

 

40

(PC Card Memory Mode)

 

reserved by PCMCIA for a secondary voltage and is not connected on the Card.

 

 

-VS1

 

 

This signal is the same for all modes.

-VS2

 

 

 

 

(PC Card I/O Mode)

 

 

 

 

-VS1

 

 

This signal is the same for all modes.

-VS2

 

 

 

 

(True IDE Mode)

 

 

 

 

-WAIT

O

42

The -WAIT signal is driven low by the CompactFlash Storage Card to signal the

(PC Card Memory Mode – Except

host to delay completion of a memory or I/O cycle that is in progress.

 

 

Ultra DMA Protocol Active)

 

 

 

 

-WAIT

 

 

This signal is the same as the PC Card Memory Mode signal.

(PC Card I/O Mode –Except Ultra

 

 

 

 

DMA Protocol Active)

 

 

 

 

IORDY

 

 

In True IDE Mode, except in Ultra DMA modes, this output signal may be used

 

 

as IORDY.

(True IDE Mode – Except Ultra

 

 

DMA Protocol Active)

 

 

 

 

-DDMARDY

 

 

In all modes, when Ultra DMA mode DMA Write is active, this signal is asserted

 

 

by the device during a data burst to indicate that the device is ready to receive

(All Modes – Ultra DMA Write

 

 

 

 

Ultra DMA data out bursts. The device may negate -DDMARDY to pause an

Protocol Active)

 

 

 

 

Ultra DMA transfer.

 

 

 

 

DSTROBE

 

 

In all modes, when Ultra DMA mode DMA Read is active, this signal is the data

 

 

in strobe generated by the device. Both the rising and falling edge of DSTROBE

(All Modes – Ultra DMA Read

 

 

Protocol Active)

 

 

cause data to be latched by the host. The device may stop generating

 

 

 

 

DSTROBE edges to pause an Ultra DMA data in burst.

-WE

I

36

This is a signal driven by the host and used for strobing memory write data to the

(PC Card Memory Mode)

 

 

registers of the CompactFlash Storage Card when the card is configured in the

 

 

 

 

memory interface mode. It is also used for writing the configuration registers.

-WE

 

 

In PC Card I/O Mode, this signal is used for writing the configuration registers.

(PC Card I/O Mode)

 

 

 

 

-WE

 

 

In True IDE Mode, this input signal is not used and should be connected to VCC

(True IDE Mode)

 

 

by the host.

WP

O

24

Memory Mode – The CompactFlash Storage Card does not have a write protect

(PC Card Memory Mode)

switch. This signal is held low after the completion of the reset initialization

 

 

Write Protect

 

 

sequence.

-IOIS16

 

 

I/O Operation – When the CompactFlash Storage Card is configured for I/O

(PC Card I/O Mode)

 

 

Operation Pin 24 is used for the -I/O Selected is 16 Bit Port (-IOIS16) function. A

 

 

 

 

Low signal indicates that a 16 bit or odd byte only operation can be performed at

 

 

 

 

the addressed port.

-IOCS16

 

 

In True IDE Mode this output signal is asserted low when this device is expecting

 

 

 

 

(True IDE Mode)

 

 

a word data transfer cycle.

Transcend Information Inc.

14

V1.0

Page 13 Page 15
Image 14
Page 13 Page 15
Contents Description Placement FeaturesPower Consumption Dimensions Transcend Block Diagram TS8G~16GCF600 PC Card Memory Mode PC Card I/O Mode True IDE Mode4 Pin Assignments and Pin TypePC Card Memory Mode PC Card I/O Mode Output Drive Type Input CharacteristicsInput Leakage Current Symbol Conditions Output Drive CharacteristicsOutput Drive Characteristics 600X CompactFlash Card Signal DescriptionSignal Name Dir Pin Description Csel GNDHdmardy HstrobePin Description Signal NameDir Dmack ResetREG Dstrobe IordyDdmardy Electrical Specification Output Drive Characteristics for Udma mode Input Power Input Characteristics for Udma modeSymbol Parameter SymbolSignal Interface Signal Card HostPull-up pin 45 BVD2 to avoid sensing their batteries as Low 150 a high state per socketTable Typical Series Termination for Ultra DMA Ultra DMA Electrical RequirementsSeries termination required for Ultra DMA operation Ultra DMA Mode Cabling Requirement Attribute Memory Read Timing Specification Speed Version 300 ns Symbol Ieee Symbol Min ns Max nsTable Configuration Register Attribute Memory Write Timing Speed Version 250 ns Symbol Min ns Max nsMin Max Symbol Common Memory Read Timing SpecificationCycle Time Mode 250 ns 120 ns 100 ns 80 ns Symbol IeeeCommon Memory Write Timing Specification Cycle Time Mode 250 ns 120 ns 100 ns 80 nsData Delay from Wait Rising2 TdIORDY TWTHQV Input Read Timing SpecificationData Delay after Hioe TdHIOE TlGLQV Wait Width Time2 TwIORDY TWTLWTHOutput Write Timing Specification Cycle Time Mode 255 ns 120 ns 100 ns 80 nsT6Z True IDE PIO Mode Read/Write Timing SpecificationMode TS8G~16GCF600 True IDE Multiword DMA Mode Read/Write Timing Specification TS8G~16GCF600 Mode Udma True IDE Ultra DMA Mode Read/Write Timing SpecificationPC Card MEM PC Card IO Mode True IDE Mode UdmaTS8G~16GCF600 Name Name Comment 14.7 Name Mode Mode4Min Max 72.9 50.9Name Min MaxREG Card ConfigurationMultiple Function CompactFlash Storage Cards Selected SpaceDMA Dmardy StrobeDmarq Dmack Stop Hioe Inpack REG Hiow Wait Hioe CMDDMA CMD REG Attribute Memory FunctionTable Attribute Memory Function Configuration Option Register Base + 00h in Attribute Memory TS8G~16GCF600 Pin Replacement Register Base + 04h in Attribute Memory Socket and Copy Register Base + 06h in Attribute Memory DMA CMD Table Pcmcia Mode I/O FunctionTransfer Function REG -CE2Inpack REG Hiow Wait Hioe CMD A00 Table PC Card I/O Mode Udma FunctionDmarq Dmack Stop Hioe Wait DMA A10 DMA REG Common Memory Transfer FunctionTable Common Memory Function CE2 CE1 D15-D8True IDE Mode I/O Transfer Function Metaformat Overview CF-ATA Drive Register Set Definition and Protocol Primary and Secondary Address Configurations Table Primary and Secondary I/O DecodingContiguous I/O Mapped Addressing Table Contiguous I/O DecodingTrue IDE Mode Addressing Memory Mapped AddressingCF-ATA Registers Data Register Address 1F0h170hOffset 0,8,9Sector Number LBA 7-0 Register Address 1F3h173h Offset Feature Register Address 1F1h171h Offset 1, 0Dh Write OnlySector Count Register Address 1F2h172h Offset Cylinder Low LBA 15-8 Register Address 1F4h174h OffsetTS8G~16GCF600 Device Control Register Address 3F6h376h Offset Eh Card Drive Address Register Address 3F7h377h Offset Fh CF-ATA Command Set Command CodeDefinitions Bit Command Check Power Mode 98h or E5hExecute Drive Diagnostic 90h Cyl High Cyl Low Sec Num Sec Cnt FeatureFlush Cache E7h Transcend Information IncErase Sectors C0h Format Track 50hIdentify Device Ech Drive Cyl High Cyl Low Sec Num Sec Cnt FeatureWord Default Total Data Field Type Information BytesXXXXh Command sets enabled PIO data transfer cycle timing modeCommand sets supported Ultra DMA Mode Supported and SelectedCF Advanced PC Card I/O and Memory Timing Mode Capability Word 0 General ConfigurationCF Advanced True IDE Timing Mode Capability and Setting Key management schemes supportedWord 6 Default Number of Sectors per Track Word 1 Default Number of CylindersWord 3 Default Number of Heads Word 49 Capabilities Bit 13 Standby TimerCurrent Number of Cylinders, Heads, Sectors/Track Multiple Sector SettingTotal Sectors Addressable in LBA Mode Current CapacityWord 68 Minimum PIO transfer cycle time with Iordy Words 82-84 Features/command sets supportedRecommended Multiword DMA transfer cycle time Words 85-87 Features/command sets enabled Word 88 Ultra DMA Modes Supported and SelectedWord 128 Security Status Bit 8 Security Level Word 91 Advanced power management level valueWord 89 Time required for Security erase unit completion Value Maximum Multiword DMA timing mode supported Word 160 Power Requirement DescriptionValue Maximum PIO mode timing selected Additional Requirements for CF Advanced Timing ModesValue Maximum Memory timing mode Supported Value Current PIO timing mode selectedValue Maximum Pcmcia IO timing mode Supported Current Multiword DMA timing mode selectedValue PC Card Memory or I/O Udma timing mode Selected Value Maximum PC Card I/O Udma timing mode SupportedValue Maximum PC Card Memory Udma timing mode Supported Initialize Drive Parameters 91h Idle 97h or E3hIdle Immediate 95h or E1h Drive Cyl High Cyl Low Sec Num Sec CntRead DMA C8h Read Long Sector 22h or 23h NOP 00hRead Buffer E4h TS8G~16GCF600 Seek 7Xh Set Features EFh Request Sense 03hFeature Supported TS8G~16GCF600 Standby Immediate 94h or E0h Translate Sector 87h Translate Sector InformationWear Level F5h Write Buffer E8h Write DMA CAh TS8G~16GCF600 TS8G~16GCF600 NOP Error PostingBBK UNC Idnf Abrt Amnf Drdy DWF DSC Corr ERR S. Table Capacity Ordering Information Transcend Product Capacity CompactFlash Card
Top Page Image Contents