Texas Instruments TMS320C6457 DSP manual Added Features Programming EDMA3 Resources

Page 4

			www.ti.com
8	Architecture		59
	8.1	Sub-block and Sliding Window Segmentation	60
	8.2	Subframe Segmentation (SP mode only)	61
	8.3	Reliability and Prolog Length Calculation	62
	8.4	Added Features	63
9	Programming		64
	9.1	EDMA3 Resources	65
	9.2	Programming Standalone (SA) Mode	66
	9.3	Programming Shared-Processing (SP) Mode	70
10	Output Parameters		74
11	Events Generation		74
12	Debug Mode: Pause After Each Map		75
13	Errors and Status		75
	13.1	Errors	75
	13.2	Status	77

4

Contents

SPRUGK1–March 2009

Submit Documentation Feedback

Image 4

Contents Users Guide Submit Documentation Feedback Contents Added Features Programming EDMA3 Resources List of Figures Destination of Endianness Manager Outorder = List of Tables About This Manual Notational ConventionsRelated Documentation From Texas Instruments TrademarksFeatures TMS320C6457 Turbo-Decoder CoprocessorGPP and IS2000 Turbo-Encoder Block Diagram IntroductionGPP and IS2000 Turbo-Decoder Block Diagram OverviewStandalone SA Mode TCP2 ModeInput Data Format Systematic and Parity DataRsvd SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP0SP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0EN = 0 Big-Endian Mode Rate = 1/4 Output Decision Data Format Stopping CriteriaInterleaver Indexes Interleaver DataSNR Threshold Termination Stopping Test UnitCRC Termination Shared-Processing SP Mode Parameter TerminationMaximum Iterations Minimum IterationsShared-Processing SP Mode Block Diagram Subframe Equations Submit Documentation Feedback TCP2 Shared Processing Block Diagram EN = 1 Little-Endian Mode Rate = 1/3 Priori Data Output Data FormatRsvd AP4 AP3 AP2 AP1 AP0 AP9 AP8 AP7 AP6 AP5 Registers TCP2 RegistersTCP2 RAMs NameRegisters Peripheral Identification Register PID Peripheral Identification Register PID Field DescriptionsBit Field DescriptionTCP2 Input Configuration Register 0 TCPIC0 Bit Field Value DescriptionTCP2 Input Configuration Register 1 TCPIC1 TCP2 Input Configuration Register 2 TCPIC2SNR MaxitTCP2 Input Configuration Register 3 TCPIC3 Crciterpass TCP2 Input Configuration Register 4 TCPIC4Crclen TCP2 Input Configuration Register 5 TCPIC5 Tail SymbolsCRC Examples CrcpolyTCP2 Input Configuration Register 6 TCPIC6 TAIL110 TCP2 Input Configuration Register 7 TCPIC7 TAIL211 TCP2 Input Configuration Register 8 TCPIC8 TAIL312 TCP2 Input Configuration Register 9 TCPIC9 TAIL414 TCP2 Input Configuration Register 11 TCPIC11 13 TCP2 Input Configuration Register 10 TCPIC10TAIL5 TCP2 Input Configuration Register 11 TCPIC11 15 TCP2 Input Configuration Register 12 TCPIC12 16 TCP2 Input Configuration Register 13 TCPIC13EXTSCALE03 EXTSCALE4717 TCP2 Input Configuration Register 14 TCPIC14 EXTSCALE81118 TCP2 Input Configuration Register 15 TCPIC15 Extrinsic Scale RegistersEXTSCALE1215 Iteration Number19 TCP2 Output Parameter Register 0 TCPOUT0 20 TCP2 Output Parameter Register 1 TCPOUT1TCP2 Output Parameter Register 0 TCPOUT0 Field Descriptions TCP2 Output Parameter Register 1 TCPOUT1 Field Descriptions21 TCP2 Output Parameter Register 2 TCPOUT2 22 TCP2 Execution Register TcpexeTCP2 Output Parameter Register 2 TCPOUT2 Field Descriptions TCP2 Execution Register Tcpexe Field Descriptions23 TCP2 Endian Register Tcpend TCP2 Endian Register Tcpend Field DescriptionsEndian Extr Intr Endianextr24 TCP2 Error Register Tcperr TCP2 Error Register Tcperr Field DescriptionsSubframe length TCP2 Status Register Tcpstat Field Descriptions 25 TCP2 Status Register TcpstatTcpstate Waiting for RAM extrinsic memory 0 to be read 26 TCP2 Emulation Register Tcpemu TCP2 Emulation Register Tcpemu Field DescriptionsSoft = Soft FreeEndianness Data Memory for SystematicData Memory 6362 6156 5550 4944 4338 3732 3130 2924 2318 1712 116EN = 0 Big-Endian Mode Rate = 1/4 EN = 0 Big-Endian Mode Rate = 3/4 Hard Decision DataHard Decisions in DSP Memory Tcpendian Register for Endianness ManagerData HD1 HD0Tcpendian Programming Register Endianintr =Interleaver Indexes in DSP Memory Data Native Format DSP Memory FormatINTER0 INTER1 INTER2 INTER3 INTER3 INTER2 INTER1 INTER0Endianextr = Extrinsic DataExtrinsic in DSP Memory Endianextr = Data Source Kernel Endianextr = EXT7 EXT6 EXT5 EXT4 EXT3 EXT2 EXT1 EXT0 ArchitectureEXT3 EXT2 EXT1 EXT0 EXT7 EXT6 EXT5 EXT4 MAP Unit Block Diagram Sub-block and Sliding Window SegmentationSubframe Segmentation SP mode only Examples for NUMBLOCK, NUMSUBBLOCK, NUMSW, and WinrelReliability and Prolog Length Calculation Added Features Code RatesValid Re-Encode Symbols Used for Comparison ProgrammingInput Sign Log EquationEDMA3 Parameters in Standalone SA Mode EDMA3 Parameters in Shared Processing SP ModeEDMA3 Resources 1 TCP2 Dedicated EDMA3 ResourcesProgramming Standalone SA Mode Input Configuration Parameters TransferEDMA3 Programming Systematics and Parities TransferInterleaver Indexes Transfer Hard-Decisions Transfer Input Configurations Parameters Programming Output Parameters TransferProgramming Shared-Processing SP Mode Opmod TCPIC0Inter TCPIC0 Outf TCPIC0Input Configuration Parameters Transfer Priori Transfer Extrinsics Transfer Events Generation Output ParametersInter TCPIC0 Inter = Outf Debug Mode Pause After Each Map Errors and StatusErrors Error Status ERRUnexpected Signal to Noise Ratio SNR Unexpected Memory Access ACCUnexpected Frame Length F Unexpected Prolog Length PStatus 13.2.12 TCP2 Active State Status Activestate 13.2.13 TCP2 Active Iteration Status Activeiter13.2.14 TCP2 SNR Status snrexceed 13.2.15 TCP2 CRC Status CrcpassDSP Products ApplicationsRfid