Texas Instruments TMS320C6457 DSP manual Destination of Endianness Manager Outorder =

Page 6

 

www.ti.com

53

TCP2 Endian Register (TCPEND)

44

54

TCP2 Error Register (TCPERR)

45

55

TCP2 Status Register (TCPSTAT)

47

56

TCP2 Emulation Register (TCPEMU)

49

57

Data Source - EDMA3 (Big Endian)

50

58

Data Destination - Kernel (Little Endian)

50

59

Data Source - Kernel (Little Endian)

50

60

Data Destination - EDMA3 (Big Endian)

50

61

Data Memory

51

62

EN = 1 (Little-Endian Mode) Rate = 1/2

51

63

EN = 0 (Big-Endian Mode) Rate = 1/2

51

64

EN = 1 (Little-Endian Mode) Rate = 1/3

51

65

EN = 0 (Big-Endian Mode) Rate = 1/3

51

66

EN = 1 (Little-Endian Mode) Rate = 1/4

51

67

EN = 0 (Big-Endian Mode) Rate = 1/4

52

68

EN = 1 (Little-Endian Mode) Rate = 1/5

52

69

EN = 0 (Big-Endian Mode) Rate = 1/5

52

70

EN = 1 (Little-Endian Mode) Rate = 3/4

52

71

EN = 0 (Big-Endian Mode) Rate = 3/4

53

72

Source of Endianness Manager - Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 0)

53

73

Destination of Endianness Manager - Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 0)

53

74

Source of Endianness Manager - Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 1)

53

75

Destination of Endianness Manager - Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 1)

53

76

Source of Endianness Manager - Trellis Stage Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER

 

 

= 0)

53

77

Destination of Endianness Manager (OUT_ORDER = 0)

54

78

Trellis Stage Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 1)

54

79

Trellis Stage Ordering of Hard Decisions in 32-Bit Word (OUT_ORDER = 1)

54

80

Data Source = Kernel

54

81

Data Destination = EDMA3 EN = 0 (Big-Endian Mode)

54

82

TCP_ENDIAN Register

55

83

Interleaver Indexes in DSP Memory (ENDIAN_INTR = 1)

56

84

Data Source - EDMA3 (ENDIAN_INTR = 1)

56

85

Data Destination - Kernel (ENDIAN_INTR = 1)

56

86

Interleaver Indexes in DSP Memory (ENDIAN_INTR = 0)

56

87

Data Source - EDMA3 (ENDIAN_INTR = 0)

57

88

Data Destination - Kernel (ENDIAN_INTR = 0)

57

89

Extrinsic in DSP Memory (ENDIAN_EXTR = 1)

57

90

Data Source - Kernel (ENDIAN_EXTR = 1)

58

91

Data Destination - EDMA3 (ENDIAN_EXTR = 1)

58

92

Extrinsic in DSP Memory (ENDIAN_EXTR = 0)

59

93

Data Source - Kernel (ENDIAN_EXTR = 0)

59

94

Data Destination - EDMA3 (ENDIAN_EXTR = 0)

59

95

MAP Unit Block Diagram

60

96

Sliding Windows and Sub-blocks Segmentation (Example with 5 Sub-blocks, frame length ≤20730)

61

97

Shared Processing Subframe Segmentation (Example with 5 Subframes)

62

98

Example R Formula

63

99

EDMA3 Parameters Structure

65

100

TCP2 Events Generation in Standalone (SA) Mode

74

101

TCP2 Events Generation in Shared-Processing (SP) Mode

75

6

List of Figures

SPRUGK1–March 2009

Page 5 Page 7
Image 6
Page 5 Page 7
Contents Users Guide Submit Documentation Feedback Contents Added Features Programming EDMA3 Resources List of Figures Destination of Endianness Manager Outorder = List of Tables Related Documentation From Texas Instruments About This ManualNotational Conventions TrademarksFeatures TMS320C6457 Turbo-Decoder CoprocessorGPP and IS2000 Turbo-Encoder Block Diagram IntroductionGPP and IS2000 Turbo-Decoder Block Diagram OverviewStandalone SA Mode TCP2 ModeInput Data Format Systematic and Parity DataSP4 SP3 SP2 SP1 SP0 SP9 SP8 SP7 SP6 SP5 Rsvd SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP0 SP9 SP8 SP7 SP6 SP5 SP4 SP3 SP2 SP1 SP0EN = 0 Big-Endian Mode Rate = 1/4 Interleaver Indexes Output Decision Data FormatStopping Criteria Interleaver DataStopping Test Unit SNR Threshold TerminationCRC Termination Maximum Iterations Shared-Processing SP ModeParameter Termination Minimum IterationsShared-Processing SP Mode Block Diagram Subframe Equations Submit Documentation Feedback TCP2 Shared Processing Block Diagram EN = 1 Little-Endian Mode Rate = 1/3 Output Data Format Priori DataRsvd AP4 AP3 AP2 AP1 AP0 AP9 AP8 AP7 AP6 AP5 TCP2 RAMs RegistersTCP2 Registers NameRegisters Bit Field Peripheral Identification Register PIDPeripheral Identification Register PID Field Descriptions DescriptionTCP2 Input Configuration Register 0 TCPIC0 Bit Field Value DescriptionSNR TCP2 Input Configuration Register 1 TCPIC1TCP2 Input Configuration Register 2 TCPIC2 MaxitTCP2 Input Configuration Register 3 TCPIC3 TCP2 Input Configuration Register 4 TCPIC4 CrciterpassCrclen CRC Examples TCP2 Input Configuration Register 5 TCPIC5Tail Symbols CrcpolyTCP2 Input Configuration Register 6 TCPIC6 TAIL110 TCP2 Input Configuration Register 7 TCPIC7 TAIL211 TCP2 Input Configuration Register 8 TCPIC8 TAIL312 TCP2 Input Configuration Register 9 TCPIC9 TAIL413 TCP2 Input Configuration Register 10 TCPIC10 14 TCP2 Input Configuration Register 11 TCPIC11TAIL5 TCP2 Input Configuration Register 11 TCPIC11 EXTSCALE03 15 TCP2 Input Configuration Register 12 TCPIC1216 TCP2 Input Configuration Register 13 TCPIC13 EXTSCALE4717 TCP2 Input Configuration Register 14 TCPIC14 EXTSCALE811EXTSCALE1215 18 TCP2 Input Configuration Register 15 TCPIC15Extrinsic Scale Registers Iteration NumberTCP2 Output Parameter Register 0 TCPOUT0 Field Descriptions 19 TCP2 Output Parameter Register 0 TCPOUT020 TCP2 Output Parameter Register 1 TCPOUT1 TCP2 Output Parameter Register 1 TCPOUT1 Field DescriptionsTCP2 Output Parameter Register 2 TCPOUT2 Field Descriptions 21 TCP2 Output Parameter Register 2 TCPOUT222 TCP2 Execution Register Tcpexe TCP2 Execution Register Tcpexe Field DescriptionsEndian Extr Intr 23 TCP2 Endian Register TcpendTCP2 Endian Register Tcpend Field Descriptions Endianextr24 TCP2 Error Register Tcperr TCP2 Error Register Tcperr Field DescriptionsSubframe length 25 TCP2 Status Register Tcpstat TCP2 Status Register Tcpstat Field DescriptionsTcpstate Waiting for RAM extrinsic memory 0 to be read Soft = 26 TCP2 Emulation Register TcpemuTCP2 Emulation Register Tcpemu Field Descriptions Soft FreeEndianness Data Memory for SystematicData Memory 6362 6156 5550 4944 4338 3732 3130 2924 2318 1712 116EN = 0 Big-Endian Mode Rate = 1/4 EN = 0 Big-Endian Mode Rate = 3/4 Hard Decision DataData Hard Decisions in DSP MemoryTcpendian Register for Endianness Manager HD1 HD0Interleaver Indexes in DSP Memory Tcpendian Programming RegisterEndianintr = Data Native Format DSP Memory FormatINTER0 INTER1 INTER2 INTER3 INTER3 INTER2 INTER1 INTER0Extrinsic Data Endianextr =Extrinsic in DSP Memory Endianextr = Data Source Kernel Endianextr = Architecture EXT7 EXT6 EXT5 EXT4 EXT3 EXT2 EXT1 EXT0EXT3 EXT2 EXT1 EXT0 EXT7 EXT6 EXT5 EXT4 MAP Unit Block Diagram Sub-block and Sliding Window SegmentationSubframe Segmentation SP mode only Examples for NUMBLOCK, NUMSUBBLOCK, NUMSW, and WinrelReliability and Prolog Length Calculation Added Features Code RatesInput Sign Valid Re-Encode Symbols Used for ComparisonProgramming Log EquationEDMA3 Resources EDMA3 Parameters in Standalone SA ModeEDMA3 Parameters in Shared Processing SP Mode 1 TCP2 Dedicated EDMA3 ResourcesEDMA3 Programming Programming Standalone SA ModeInput Configuration Parameters Transfer Systematics and Parities TransferInterleaver Indexes Transfer Hard-Decisions Transfer Input Configurations Parameters Programming Output Parameters TransferInter TCPIC0 Programming Shared-Processing SP ModeOpmod TCPIC0 Outf TCPIC0Input Configuration Parameters Transfer Priori Transfer Extrinsics Transfer Output Parameters Events GenerationInter TCPIC0 Inter = Outf Errors Debug Mode Pause After Each MapErrors and Status Error Status ERRUnexpected Frame Length F Unexpected Signal to Noise Ratio SNRUnexpected Memory Access ACC Unexpected Prolog Length PStatus 13.2.14 TCP2 SNR Status snrexceed 13.2.12 TCP2 Active State Status Activestate13.2.13 TCP2 Active Iteration Status Activeiter 13.2.15 TCP2 CRC Status CrcpassProducts Applications DSPRfid
Top Page Image Contents