R
Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the Documentation in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Xilinx expressly disclaims any liability arising out of your use of the Documentation. Xilinx reserves the right, at its sole discretion, to change the Documentation without notice at any time. Xilinx assumes no obligation to correct any errors contained in the Documentation, or to advise you of any corrections or updates. Xilinx expressly disclaims any liability in connection with technical support or assistance that may be provided to you in connection with the Information.
THE DOCUMENTATION IS DISCLOSED TO YOU
©
XILINX, the Xilinx logo, the Brand Window, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.
Revision History
The following table shows the revision history for this document.
Date | Version | Revision |
|
|
|
10/23/06 | 1.1 | Initial Xilinx release. |
|
|
|
2/15/07 | 2.0 | Update core to version 1.2; Xilinx tools 9.1i. |
|
|
|
5/17/06 | 3.0 | Update core to version 1.3; updated for |
|
|
|
8/8/07 | 4.0 | Update core to version 1.4; Xilinx tools 9.2i, Cadence IUS v5.8. |
|
|
|
10/10/07 | 5.0 | Update core to version 1.5, Cadence IUS v6.1. |
|
|
|
3/24/08 | 6.0 | Update core to version 1.6; Xilinx tools 10.1. |
|
|
|
4/25/08 | 7.0 | Update core to version 1.7. |
|
|
|
6/27/08 | 8.0 | Update core to version 1.8. |
|
|
|
www.xilinx.com | Endpoint Block Plus v1.8 for PCI Express |
| UG343 June 27, 2008 |