Texas Instruments TMS320C6727 warranty Codec, Dir, Adc, Dac, Dsd, Spio, Rti, Uhpi PLL OSC, Async

Page 105

TMS320C6727, TMS320C6726, TMS320C6722

Floating-Point Digital Signal Processors

www.ti.com

SPRS268E –MAY 2005 –REVISED JANUARY 2007

5 Application Example

Figure 5-1illustrates a high-level block diagram of the device and other devices to which it may typically connect. See Section 1.2 for an overview of each major block.

 

 

DSP

 

 

 

 

 

 

 

 

 

Audio Zone 1

CODEC, DIR,

 

 

 

McASP0

ADC, DAC, DSD,

 

 

256K

SPI or I2C

 

 

 

 

Network

 

Controller

Bytes

SPI1

 

C67x+

 

Audio Zone 2

 

 

RAM

 

Control (optional)

 

DSP Core

 

 

 

 

 

 

 

I2C0

 

 

 

 

 

 

 

 

 

Program

Memory

ROM

McASP1

 

Network

 

 

384K

 

 

Audio Zone 3

CODEC, DIR,

 

 

Bytes

McASP2

ADC, DAC, DSD,

 

 

 

Cache

 

 

SPIO

 

 

 

 

 

 

I2C1

 

 

 

Crossbar Switch

RTI

 

 

Digital Out,

 

 

 

 

 

TDM Port

 

 

 

 

 

 

EMIF

dMAX

UHPI

PLL

OSC

 

 

 

 

 

 

 

 

6 Independent Audio

 

 

 

 

 

 

Zones (3 TX + 3 RX)

 

 

 

 

 

 

16 Serial Data Pins

ASYNC

High Speed

 

DSP Control

 

FLASH

 

 

 

 

Parallel Data

 

SPI or I2C

 

100 MHz

 

Host

 

 

 

Microprocessor

 

 

 

SDRAM

 

 

 

 

 

 

 

 

A.UHPI is only available on the C6727. McASP2 is not available on the C6722.

Figure 5-1. TMS320C672x Audio DSP System Diagram

Submit Documentation Feedback

Application Example

105

Page 104 Page 106
Image 105
Page 104 Page 106
Contents TMS320C6727, TMS320C6726, TMS320C6722 DSPs FeaturesDescription Submit Documentation Feedback Device Compatibility Functional Block Diagram Package Thermal Resistance Characteristics ContentsCharacteristics of the C672x Processors Device CharacteristicsHardware Features C6726CPU Data Paths Enhanced C67x+ CPUNew Floating-Point Instructions for C67x+ CPU CPU Interrupt AssignmentsCPU Interrupt Assignments Instruction FLOATING-POINT Improves OperationByte Bank Internal Program/Data ROM and RAMProgram Cache Cache ModeProgram Cache Control Registers Register Name Byte Address DescriptionBlock Diagram of Crossbar Switch High-Performance Crossbar SwitchLabel Bridge Description Master Clock Target Clock Bus BridgesCsprst BIT no Name Reset Value Read Write DescriptionMemory Map Summary C672x Memory MapFfff Required Boot Pin Settings at Device Reset Boot ModesBoot Mode Uhpihcs SPI0SIMO SPI0CLKPINCAP7 BIT no Name DescriptionPINCAP15 Pin Maps Pin AssignmentsPin Low-Profile Quad Flatpack RFP Suffix-Top View Terminal Functions Signal Name RFP GDH12. Terminal Functions ZDHIO/I IPD Description ZDH ACLKR0 AHCLKR0/AHCLKR1AFSR0 AHCLKX0/AHCLKX2Power Pins 144-Pin RFP Package Power Pins 256-Terminal GDH/ZDH PackageDevelopment Development SupportDevice Support Prefix Device Speed Range TMS 320 C6727 GDH a 250Device Family Package Type ‡ §Documentation Support C672x devices are documented in the tools v6.0 documentation Device-Level Configuration Registers Device Configuration RegistersOptions for Configuring SPI0, I2C0, and I2C1 Peripheral Pin Multiplexing OptionsOptions for Configuring Emif and Uhpi C6727 Only Options for Configuring SPI1, McASP0, and McASP1 Data PinsConfiguration Option Peripheral Peripheral Pin Multiplexing ControlPIN First Priority Second Priority Third Priority Priority of Control of Data Output on Multiplexed PinsAbsolute Maximum Ratings1 Electrical SpecificationsRecommended Operating Conditions1 UnitDvdd Parameter Test Conditions MIN TYP MAX UnitII, IOZ GDH, CVParameter Information Parameter Information Device-Specific InformationTester Pin Electronics Timing Parameter Symbology Power Supplies Power-Supply SequencingPower-Supply Decoupling Reset Electrical Data/Timing ResetReset Timing Requirements MIN MAX UnitDMAX Device-Specific Information Dual Data Movement Accelerator dMAXRAM DMAXREQ REQ RAMSubmit Documentation Feedback Event Number Event Acronym Event Description DMAX Peripheral Event Input AssignmentsDMAX Configuration Registers DMAX Peripheral Registers DescriptionsByte Address Register Name Description External Interrupts Emif Device-Specific Information External Memory Interface EmifDSP Emif ResetEmras EmweEmclk EmcasEMWEDQM0 EMWEDQM1Emif Registers Emif Peripheral Registers DescriptionsEmif Electrical Data/Timing Emif Sdram Interface Switching CharacteristicsEmif Sdram Interface Timing Requirements Parameter MIN MAX UnitEmif Asynchronous Interface Timing Requirements1 Emif Asynchronous Interface Switching Characteristics1Basic Sdram Write Operation Emclk Emras Emcas EmweBasic Sdram Read Operation 10. Asynchronous Read Select Strobe Mode Asynchronous Read WE Strobe Mode12. Asynchronous Write Select Strobe Mode 11. Asynchronous Write WE Strobe Mode13. Emwait Timing Requirements Universal Host-Port Interface Uhpi C6727 Only 10. HPI Access Types Selected by UHPIHCNTL10Uhpi Device-Specific Information Uhpi Major Modes on C672xUHPIHD16/HHWIL DSPUhpihasb Uhpihrw UHPIHDS2G UHPIHDS1G Uhpihcs Uhpihrdy AMUTE2/HINTExternal Host MCU AxyC D150 D16 D3117 BE30D 16. Uhpi Multiplexed Host Address/Data Fullword ModeExternal Host MCU A172 AxyA D150 D16 D3117 BE30C 17. Uhpi Non-Multiplexed Host Address/Data Fullword ModeDevice-Level Configuration Registers Controlling Uhpi 11. Uhpi Configuration RegistersUhpi Peripheral Registers Descriptions Uhpi Internal RegistersBytead Full Nmux Pagem ENA BIT no Name Reset Read Description Value Write318 Reserved BIT no Name Reset Read Value WriteHpiamsb Description Hpiaumb DescriptionUhpi Electrical Data/Timing Universal Host-Port Interface Uhpi Read and Write Timing15. Uhpi Read and Write Timing Requirements1 16. Uhpi Read and Write Switching Characteristics1 UHPIHDSx Read Write UHPIHA150Valid Read data Write data Uhpihcs Uhpihas UHPIHCNTL10 Uhpihrw Uhpihhwil Hstrobe a 22. Multiplexed Read Timings Using Uhpihas23. Multiplexed Read Timings With Uhpihas Held High 24. Multiplexed Write Timings With Uhpihas Held High GIO Multichannel Audio Serial Ports McASP0, McASP1, and McASP2DIT Clock Pins Data Pins Comments 17. McASP Configurations on C672x DSPMcASP Peripheral Registers Descriptions Device-Level Configuration Registers Controlling McASPRegister Byte Description Name Address McASP Internal RegistersXevtctl XclkchkDITCSRA0 DITCSRA10x4500 020C XBUF3 Transmit buffer register for serializer AMUTEIN0 313 ReservedAMUTEIN0 Description AMUTEIN1 Description AMUTEIN1AMUTEIN2 AMUTEIN2McASP Electrical Data/Timing Multichannel Audio Serial Port McASP Timing22. McASP Timing Requirements1 23. McASP Switching Characteristics1 ACLKR/X Clkrp = Clkxp = 0A ACLKR/X Clkrp = Clkxp = 1B 29. McASP Input TimingsACLKR/X Clkrp = Clkxp = 1A ACLKR/X Clkrp = Clkxp = 0B 30. McASP Output TimingsSPI Device-Specific Information Serial Peripheral Interface Ports SPI0, SPI1SPIxSCS SPIxENA SPIxCLK SPIxSOMI SPIxSIMO Master SPISlave SPI 24. SPIx Configuration Registers SPI Peripheral Registers DescriptionsSPI0 SPI1 Register Name Description Byte Address SPI Electrical Data/Timing Serial Peripheral Interface SPI Timing25. General Timing Requirements for SPIx Master Modes1 26. General Timing Requirements for SPIx Slave Modes1 MIN MAX Unit 2P 27. Additional1 SPI Master Timings, 4-Pin Enable Option229. Additional1 SPI Master Timings, 5-Pin Option2 31. Additional1 SPI Slave Timings, 4-Pin Chip Select Option2 30. Additional1 SPI Slave Timings, 4-Pin Enable Option232. Additional1 SPI Slave Timings, 5-Pin Option2 33. SPI Timings-Master Mode 34. SPI Timings-Slave Mode 35. SPI Timings-Master Mode 4-Pin and 5-Pin 36. SPI Timings-Slave Mode 4-Pin and 5-Pin 15.1 I2C Device-Specific Information Inter-Integrated Circuit Serial Ports I2C0, I2C133. I2Cx Configuration Registers 15.2 I2C Peripheral Registers DescriptionsRegister Name Description Byte Address 15.3 I2C Electrical Data/Timing 35. I2C Switching Characteristics1Inter-Integrated Circuit I2C Timing 34. I2C Input Timing Requirements35. I2C Switching Characteristics ParameterI2CxSDA I2CxSCL Stop Start Repeated Real-Time Interrupt RTI Timer With Digital Watchdog 16.1 RTI/Digital Watchdog Device-Specific InformationWatchdog Key Register Bit Key RTI Interrupt 16.2 RTI/Digital Watchdog Registers Descriptions Device-Level Configuration Registers Controlling RTI36. RTI Registers RTI Internal RegistersRtidwdctrl RtiintflagRtidwdprld Rtiwdstatus38. Recommended On-Chip Oscillator Components External Clock Input From Oscillator or Clkin Pin39. Clkin Timing Requirements Clock Electrical Data/TimingPLL Device-Specific Information Phase-Locked Loop PLL40. Allowed PLL Operating Conditions Parameter Default Value Allowed Setting or RangeBoard EMI41. PLL Controller Registers PLL Registers DescriptionsADC, DAC, DSD CODEC, DIRSpio RTIADDS/CHANGES/DELETES Package Thermal Resistance Characteristics Thermal Characteristics for GDH/ZDH PackageThermal Characteristics for RFP Package Standoff Height Standoff HeightPackaging Information PowerPAD PCB FootprintPage Orderable Device Status Package Pins Package Eco Plan MSL Peak TempQty Page Page Important Notice
Top Page Image Contents