Texas Instruments TMS320C6726 warranty McASP Switching Characteristics1, Parameter MIN MAX Unit

Page 77

TMS320C6727, TMS320C6726, TMS320C6722

Floating-Point Digital Signal Processors

www.ti.com

SPRS268E –MAY 2005 –REVISED JANUARY 2007

Table 4-23. McASP Switching Characteristics(1)

NO.

9tc(AHCKRX)

10tw(AHCKRX)

11tc(ACKRX)

12tw(ACKRX)

13td(ACKRX-FRX)

14td(ACLKX-AXRV)

15tdis(ACKX-AXRHZ)

PARAMETER

MIN

MAX

UNIT

Cycle time, AHCLKR internal, AHCLKR output

20

 

 

Cycle time, AHCLKR external, AHCLKR output

20

 

ns

Cycle time, AHCLKX internal, AHCLKX output

20

 

 

 

Cycle time, AHCLKX external, AHCLKX output

20

 

 

Pulse duration, AHCLKR internal, AHCLKR output

(AHR/2) – 2.5(2)

 

 

Pulse duration, AHCLKR external, AHCLKR output

(AHR/2) – 2.5(2)

 

ns

Pulse duration, AHCLKX internal, AHCLKX output

(AHX/2) – 2.5(3)

 

 

 

Pulse duration, AHCLKX external, AHCLKX output

(AHX/2) – 2.5(3)

 

 

Cycle time, ACLKR internal, ACLKR output

greater of 2P or 20 ns(4)

 

 

Cycle time, ACLKR external, ACLKR output

greater of 2P or 20 ns(4)

 

ns

Cycle time, ACLKX internal, ACLKX output

greater of 2P or 20 ns(4)

 

 

 

Cycle time, ACLKX external, ACLKX output

greater of 2P or 20 ns(4)

 

 

Pulse duration, ACLKR internal, ACLKR output

(AR/2) – 2.5(5)

 

 

Pulse duration, ACLKR external, ACLKR output

(AR/2) – 2.5(5)

 

ns

Pulse duration, ACLKX internal, ACLKX output

(AX/2) – 2.5(6)

 

 

 

Pulse duration, ACLKX external, ACLKX output

(AX/2) – 2.5(6)

 

 

Delay time, ACLKR internal, AFSR output

 

5

 

Delay time, ACLKX internal, AFSX output

 

5

 

Delay time, ACLKR external input, AFSR output

 

10

 

Delay time, ACLKX external input, AFSX output

 

10

 

Delay time, ACLKR external output, AFSR output

 

10

 

Delay time, ACLKX external output, AFSX output

 

10

ns

Delay time, ACLKR internal, AFSR output

–1

 

 

 

Delay time, ACLKX internal, AFSX output

–1

 

 

Delay time, ACLKR external input, AFSR output

0

 

 

Delay time, ACLKX external input, AFSX output

0

 

 

Delay time, ACLKR external output, AFSR output

0

 

 

Delay time, ACLKX external output, AFSX output

0

 

 

Delay time, ACLKX internal, AXRn output

–1

5

 

Delay time, ACLKX external input, AXRn output

0

10

ns

Delay time, ACLKX external output, AXRn output

0

10

 

Disable time, ACLKX internal, AXRn output

–3

10

 

Disable time, ACLKX external input, AXRn output

–3

10

ns

Disable time, ACLKX external output, AXRn output

–3

10

 

(1)ACLKX internal – ACLKXCTL.CLKXM = 1, PDIR.ACLKX = 1 ACLKX external input – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 0 ACLKX external output – ACLKXCTL.CLKXM = 0, PDIR.ACLKX = 1 ACLKR internal – ACLKRCTL.CLKRM = 1, PDIR.ACLKR =1 ACLKR external input – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 0 ACLKR external output – ACLKRCTL.CLKRM = 0, PDIR.ACLKR = 1

(2)AHR - Cycle time, AHCLKR.

(3)AHX - Cycle time, AHCLKX.

(4)P = SYSCLK2 period

(5)AR - ACLKR period.

(6)AX - ACLKX period.

Submit Documentation Feedback

Peripheral and Electrical Specifications

77

Page 76 Page 78
Image 77
Page 76 Page 78
Contents TMS320C6727, TMS320C6726, TMS320C6722 DSPs FeaturesDescription Submit Documentation Feedback Device Compatibility Functional Block Diagram Package Thermal Resistance Characteristics ContentsCharacteristics of the C672x Processors Device CharacteristicsHardware Features C6726CPU Data Paths Enhanced C67x+ CPUNew Floating-Point Instructions for C67x+ CPU CPU Interrupt AssignmentsCPU Interrupt Assignments Instruction FLOATING-POINT Improves OperationByte Bank Internal Program/Data ROM and RAMProgram Cache Cache ModeProgram Cache Control Registers Register Name Byte Address DescriptionBlock Diagram of Crossbar Switch High-Performance Crossbar SwitchLabel Bridge Description Master Clock Target Clock Bus BridgesCsprst BIT no Name Reset Value Read Write DescriptionFfff Memory Map SummaryC672x Memory Map Required Boot Pin Settings at Device Reset Boot ModesBoot Mode Uhpihcs SPI0SIMO SPI0CLKPINCAP7 BIT no Name DescriptionPINCAP15 Pin Maps Pin AssignmentsPin Low-Profile Quad Flatpack RFP Suffix-Top View Terminal Functions Signal Name RFP GDH12. Terminal Functions ZDHIO/I IPD Description ZDH ACLKR0 AHCLKR0/AHCLKR1AFSR0 AHCLKX0/AHCLKX2Power Pins 144-Pin RFP Package Power Pins 256-Terminal GDH/ZDH PackageDevice Support DevelopmentDevelopment Support Prefix Device Speed Range TMS 320 C6727 GDH a 250Device Family Package Type ‡ §Documentation Support C672x devices are documented in the tools v6.0 documentation Device-Level Configuration Registers Device Configuration RegistersOptions for Configuring SPI0, I2C0, and I2C1 Peripheral Pin Multiplexing OptionsOptions for Configuring Emif and Uhpi C6727 Only Options for Configuring SPI1, McASP0, and McASP1 Data PinsConfiguration Option Peripheral Peripheral Pin Multiplexing ControlPIN First Priority Second Priority Third Priority Priority of Control of Data Output on Multiplexed PinsAbsolute Maximum Ratings1 Electrical SpecificationsRecommended Operating Conditions1 UnitDvdd Parameter Test Conditions MIN TYP MAX UnitII, IOZ GDH, CVTester Pin Electronics Parameter InformationParameter Information Device-Specific Information Timing Parameter Symbology Power-Supply Decoupling Power SuppliesPower-Supply Sequencing Reset Electrical Data/Timing ResetReset Timing Requirements MIN MAX UnitDMAX Device-Specific Information Dual Data Movement Accelerator dMAXRAM DMAXREQ REQ RAMSubmit Documentation Feedback Event Number Event Acronym Event Description DMAX Peripheral Event Input AssignmentsByte Address Register Name Description DMAX Configuration RegistersDMAX Peripheral Registers Descriptions External Interrupts Emif Device-Specific Information External Memory Interface EmifDSP Emif ResetEmras EmweEmclk EmcasEMWEDQM0 EMWEDQM1Emif Registers Emif Peripheral Registers DescriptionsEmif Electrical Data/Timing Emif Sdram Interface Switching CharacteristicsEmif Sdram Interface Timing Requirements Parameter MIN MAX UnitEmif Asynchronous Interface Timing Requirements1 Emif Asynchronous Interface Switching Characteristics1Basic Sdram Read Operation Basic Sdram Write Operation EmclkEmras Emcas Emwe 10. Asynchronous Read Select Strobe Mode Asynchronous Read WE Strobe Mode12. Asynchronous Write Select Strobe Mode 11. Asynchronous Write WE Strobe Mode13. Emwait Timing Requirements Universal Host-Port Interface Uhpi C6727 Only 10. HPI Access Types Selected by UHPIHCNTL10Uhpi Device-Specific Information Uhpi Major Modes on C672xUHPIHD16/HHWIL DSPUhpihasb Uhpihrw UHPIHDS2G UHPIHDS1G Uhpihcs Uhpihrdy AMUTE2/HINTExternal Host MCU AxyC D150 D16 D3117 BE30D 16. Uhpi Multiplexed Host Address/Data Fullword ModeExternal Host MCU A172 AxyA D150 D16 D3117 BE30C 17. Uhpi Non-Multiplexed Host Address/Data Fullword ModeDevice-Level Configuration Registers Controlling Uhpi 11. Uhpi Configuration RegistersUhpi Peripheral Registers Descriptions Uhpi Internal RegistersBytead Full Nmux Pagem ENA BIT no Name Reset Read Description Value Write318 Reserved BIT no Name Reset Read Value WriteHpiamsb Description Hpiaumb Description15. Uhpi Read and Write Timing Requirements1 Uhpi Electrical Data/TimingUniversal Host-Port Interface Uhpi Read and Write Timing 16. Uhpi Read and Write Switching Characteristics1 Valid Read data Write data UHPIHDSxRead Write UHPIHA150 Uhpihcs Uhpihas UHPIHCNTL10 Uhpihrw Uhpihhwil Hstrobe a 22. Multiplexed Read Timings Using Uhpihas23. Multiplexed Read Timings With Uhpihas Held High 24. Multiplexed Write Timings With Uhpihas Held High GIO Multichannel Audio Serial Ports McASP0, McASP1, and McASP2DIT Clock Pins Data Pins Comments 17. McASP Configurations on C672x DSPMcASP Peripheral Registers Descriptions Device-Level Configuration Registers Controlling McASPRegister Byte Description Name Address McASP Internal RegistersXevtctl XclkchkDITCSRA0 DITCSRA10x4500 020C XBUF3 Transmit buffer register for serializer AMUTEIN0 Description AMUTEIN0313 Reserved AMUTEIN1 Description AMUTEIN1AMUTEIN2 AMUTEIN222. McASP Timing Requirements1 McASP Electrical Data/TimingMultichannel Audio Serial Port McASP Timing 23. McASP Switching Characteristics1 ACLKR/X Clkrp = Clkxp = 0A ACLKR/X Clkrp = Clkxp = 1B 29. McASP Input TimingsACLKR/X Clkrp = Clkxp = 1A ACLKR/X Clkrp = Clkxp = 0B 30. McASP Output TimingsSPI Device-Specific Information Serial Peripheral Interface Ports SPI0, SPI1Slave SPI SPIxSCS SPIxENA SPIxCLK SPIxSOMI SPIxSIMOMaster SPI SPI0 SPI1 Register Name Description Byte Address 24. SPIx Configuration RegistersSPI Peripheral Registers Descriptions 25. General Timing Requirements for SPIx Master Modes1 SPI Electrical Data/TimingSerial Peripheral Interface SPI Timing 26. General Timing Requirements for SPIx Slave Modes1 MIN MAX Unit 2P 27. Additional1 SPI Master Timings, 4-Pin Enable Option229. Additional1 SPI Master Timings, 5-Pin Option2 31. Additional1 SPI Slave Timings, 4-Pin Chip Select Option2 30. Additional1 SPI Slave Timings, 4-Pin Enable Option232. Additional1 SPI Slave Timings, 5-Pin Option2 33. SPI Timings-Master Mode 34. SPI Timings-Slave Mode 35. SPI Timings-Master Mode 4-Pin and 5-Pin 36. SPI Timings-Slave Mode 4-Pin and 5-Pin 15.1 I2C Device-Specific Information Inter-Integrated Circuit Serial Ports I2C0, I2C1Register Name Description Byte Address 33. I2Cx Configuration Registers15.2 I2C Peripheral Registers Descriptions 15.3 I2C Electrical Data/Timing 35. I2C Switching Characteristics1Inter-Integrated Circuit I2C Timing 34. I2C Input Timing RequirementsI2CxSDA I2CxSCL Stop Start Repeated 35. I2C Switching CharacteristicsParameter Watchdog Key Register Bit Key RTI Interrupt Real-Time Interrupt RTI Timer With Digital Watchdog16.1 RTI/Digital Watchdog Device-Specific Information 16.2 RTI/Digital Watchdog Registers Descriptions Device-Level Configuration Registers Controlling RTI36. RTI Registers RTI Internal RegistersRtidwdctrl RtiintflagRtidwdprld Rtiwdstatus38. Recommended On-Chip Oscillator Components External Clock Input From Oscillator or Clkin Pin39. Clkin Timing Requirements Clock Electrical Data/TimingPLL Device-Specific Information Phase-Locked Loop PLL40. Allowed PLL Operating Conditions Parameter Default Value Allowed Setting or RangeBoard EMI41. PLL Controller Registers PLL Registers DescriptionsADC, DAC, DSD CODEC, DIRSpio RTIADDS/CHANGES/DELETES Thermal Characteristics for RFP Package Package Thermal Resistance CharacteristicsThermal Characteristics for GDH/ZDH Package Standoff Height Standoff HeightPackaging Information PowerPAD PCB FootprintPage Qty Orderable Device Status Package Pins Package Eco PlanMSL Peak Temp Page Page Important Notice
Top Page Image Contents