Multi-Tech Systems MT5600SMI-XL92 manuals
Computer Equipment > Modem
When we buy new device such as Multi-Tech Systems MT5600SMI-XL92 we often through away most of the documentation but the warranty.
Very often issues with Multi-Tech Systems MT5600SMI-XL92 begin only after the warranty period ends and you may want to find how to repair it or just do some service work.
Even oftener it is hard to remember what does each function in Modem Multi-Tech Systems MT5600SMI-XL92 is responsible for and what options to choose for expected result.
Fortunately you can find all manuals for Modem on our side using links below.
Multi-Tech Systems MT5600SMI-XL92 Manual
134 pages 1010.08 Kb
SocketModem2 SocketModem Developer's Guide MT5600SMI PN S000306A, Version A 3 Contents5 Chapter 1 Product Description and Specifications13 Chapter 3 Electrical Characteristics18 Chapter 4 SocketM odem Paral lel Interface A Programmers DescriptionSocketModem Parallel Interface Overview 20 Register Signal DefinitionsIER Interrupt Enable Register (Addr = 1, DLAB = 0)Multi-Tech Systems, Inc. SocketModem MT5600SMI Developers Guide 21 FCR FIFO Control Register (Addr = 2, Write Only)Multi-Tech Systems, Inc. SocketModem MT5600SMI Developers Guide 22 IIR Interrupt Identifier Register (Addr = 2)0 0 0 1 None None Multi-Tech Systems, Inc. SocketModem MT5600SMI Developers Guide 23 LCR Line Control Register (Addr = 3)Multi-Tech Systems, Inc. SocketModem MT5600SMI Developers Guide 24 MCR Modem Control Register (Addr = 4)The Modem Control Register (MCR) controls the interface with modem or data set. Multi-Tech Systems, Inc. SocketModem MT5600SMI Developers Guide 25 LSR Line Status Register (Addr = 5)This 8-bit register provides status information to the host concernin g data transfer. 26 MSR Modem Status Register (Addr = 6)RBX RX Buffer (Receiver Buffer Register) (Addr = 0, DLAB = 0) THR TX Buffer (Transmitter Holding Register) (Addr = 0, DLAB = 0) Divisor Registers (Addr = 0 and 1, DLAB = 1) 27 SCR Scratch Register (Addr = 7)28 Receiver FIFO Interrupt OperationReceiver Data Available Interrupt Receiver Character Timeout Interrupts Transmitter FIFO Interrupt OperationTransmitter Empty Interrupt 29 Chapter 5 AT Commands, S- Registers, and Result Codes86 Chapter 6 Fax Class 1 and Class 1.0 Commands100 Chapter 7 Voice Commands114 Chapter 8 Sett ing Country Codes118 Appendix B - Safety/EMC Approvals, Design Considerations, and Regulatory Compliance131 Index
Also you can find more Multi-Tech Systems manuals or manuals for other Computer Equipment.