Rev. D Page 40 | Analog Devices AD9912 manual

AD9912

NOTES

©2007–2009 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners.

D06763-0-11/09(D)

Rev. D Page 40 of 40

Image 40

Analog Devices AD9912 specifications Rev. D Page 40

Contents

Features Basic Block DiagramApplications General Description Table of Contents DC Specifications SpecificationsParameter Min Typ Max Unit Test Conditions/Comments System Clock Input Total Power DissipationClock Output Drivers AC Specifications Parameter Min Typ Max Unit Test Conditions/Comments Avss − Absolute Maximum Ratings Thermal ResistanceESD Caution Parameter Rating PIN Configuration and Function Descriptions Input Pin No Output Pin Type Mnemonic Description Reset IoupdateGND Avss Outb Typical Performance Characteristics Video BW Absolute Phase Noise Using Hstl Driver DDS Run at 200 Msps for 10 MHz Plot Absolute Phase Noise of Unfiltered DAC Output, fOUT = 63 MHz Cmos Output Driver Waveform @ 3.3 INPUT/OUTPUT Termination Recommendations Overview Theory of OperationDirect Digital Synthesizer DDS DIGITAL-TO-ANALOG DAC Output Reconstruction FilterSolving this equation for FTW yields 1024  Fdbkin Inputs DAC Spectrum vs. Reconstruction Filter Response Functional Description Sysclk InputsSysclk PLL Doubler Sysclk PLL Multiplier Sysclk PLL multiplier has a 1 GHz VCO at its coreDetail of Sysclk Differential Inputs External Loop Filter Sysclk PLL Output Clock Drivers and 2× Frequency Multiplier Harmonic Spur Reduction Spur Reduction Circuit Diagram Thermal Performance Thermal Parameters POWER-ON Reset POWER-UPDefault Output Frequency on POWER-UP Power Supply Partitioning Supplies Serial Control Port PIN Descriptions Serial Control PortOperation of Serial Control Port MSB/LSB First Transfers Instruction Word 16 BitsRead Operations are changed to LSB first order Serial Control Port, 16-Bit Instruction Word, MSB First I15 I14 I13 I12 I11 I10 A12 A11 A10 Parameter Description Register MAP PLL HSR-A Register 0x0000-Serial Port Configuration Register 0x0010-Power-Down and EnablePower-up default is defined by the start-up pins Register Descriptions Register 0x0011-Reserved Register 0x0012-Reset Autoclearing Register 0x0013-Reset Not AutoclearingRegister 0x0020-N-Divider Register 0x0021-Reserved Register 0x0022-PLL Parameters Register 0x01A7-FTW0 Frequency Tuning Word Register 0x01A8-FTW0 Frequency Tuning WordRegister 0x0105-S-Divider Register 0x0106-S-Divider Register 0x01A9-FTW0 Frequency Tuning Word Register 0x01AA-FTW0 Frequency Tuning WordRegister 0x01AB-FTW0 Frequency Tuning Word Register 0x01AC-Phase Register 0x0200-HSTL Driver Register 0x0201-CMOS DriverRegister 0x040C-DAC Full-Scale Current Register 0x040D to Register 0x0410-Reserved Register 0x0503-Spur a Register 0x0504-Spur aRegister 0x0505-Spur B Register 0x0506-Spur B Outline Dimensions Model Temperature Range Package Description Package Option Ordering GuideAD9912BCPZ1 AD9912BCPZ-REEL71 Rev. D Page 40