CY7C1440AV33

CY7C1442AV33

CY7C1446AV33

Truth Table for Read/Write[4, 8, 9]

 

 

 

 

 

 

 

 

 

 

 

 

 

Function (CY7C1446AV33)

 

GW

 

 

BWE

 

 

BWX

Read

 

H

 

 

H

 

 

 

 

X

Read

 

H

 

 

L

 

All

 

 

 

= H

 

 

BW

Write Byte x – (DQx and DQPx)

 

H

 

 

L

 

 

 

 

L

Write All Bytes

 

H

 

 

L

 

All

 

 

= L

 

 

BW

Write All Bytes

 

L

 

 

X

 

 

 

 

X

IEEE 1149.1 Serial Boundary Scan (JTAG)

The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 incor- porates a serial boundary scan test access port (TAP). This part is fully compliant with IEEE Standard 1149.1. The TAP operates using JEDEC-standard 3.3V or 2.5V I/O logic levels.

The CY7C1440AV33/CY7C1442AV33/CY7C1446AV33 contains a TAP controller, instruction register, boundary scan register, bypass register, and ID register.

Disabling the JTAG Feature

It is possible to operate the SRAM without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (VSS) to prevent clocking of the device. TDI and TMS are inter- nally pulled up and may be unconnected. They may alternately be connected to VDD through a pull-up resistor. TDO should be left unconnected. Upon power-up, the device will come up in a reset state which will not interfere with the operation of the device.

TAP Controller State Diagram

1

TEST-LOGIC

 

 

 

 

 

RESET

 

 

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

0

RUN-TEST/

1

SELECT

1

SELECT

1

IDLE

 

DR-SCAN

 

IR-SCAN

 

 

 

 

 

 

 

 

0

 

0

 

 

 

 

1

 

1

 

 

 

 

CAPTURE-DR

 

CAPTURE-IR

 

 

 

 

0

 

0

 

 

 

 

SHIFT-DR

0

SHIFT-IR

0

 

 

 

1

 

1

 

Test Access Port (TAP)

Test Clock (TCK)

The test clock is used only with the TAP controller. All inputs are captured on the rising edge of TCK. All outputs are driven from the falling edge of TCK.

Test MODE SELECT (TMS)

The TMS input is used to give commands to the TAP controller and is sampled on the rising edge of TCK. It is allowable to leave this ball unconnected if the TAP is not used. The ball is pulled up internally, resulting in a logic HIGH level.

Test Data-In (TDI)

The TDI ball is used to serially input information into the registers and can be connected to the input of any of the registers. The register between TDI and TDO is chosen by the instruction that is loaded into the TAP instruction register. TDI is internally pulled up and can be unconnected if the TAP is unused in an application. TDI is connected to the most signif- icant bit (MSB) of any register. (See Tap Controller Block Diagram.)

Test Data-Out (TDO)

The TDO output ball is used to serially clock data-out from the registers. The output is active depending upon the current state of the TAP state machine. The output changes on the falling edge of TCK. TDO is connected to the least significant bit (LSB) of any register. (See Tap Controller State Diagram.)

TAP Controller Block Diagram

EXIT1-DR

1

EXIT1-IR

1

 

 

 

0

 

 

0

 

PAUSE-DR

0

PAUSE-IR

0

 

1

 

 

1

 

0

 

 

0

 

 

EXIT2-DR

 

EXIT2-IR

 

 

1

 

 

1

 

UPDATE-DR

 

UPDATE-IR

 

1

0

 

1

0

 

TDI

Selection Circuitry

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bypass Register

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Instruction Register

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

31

30

29

.

.

.

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Identification Register

 

 

 

 

 

 

 

 

 

 

x

.

.

.

.

.

2

1

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Boundary Scan Register

Selection Circuitry

TDO

The 0/1 next to each state represents the value of TMS at the

TCK

 

rising edge of TCK.

TMS

TAP CONTROLLER

Document #: 38-05383 Rev. *E

Page 11 of 31

[+] Feedback

Page 11
Image 11
Cypress CY7C1442AV33 Ieee 1149.1 Serial Boundary Scan Jtag, TAP Controller State Diagram, TAP Controller Block Diagram