Additional oopies of this manual or other Intel literature may be obtained from:
Literature Department
Intel Corporation
3065 BCMers Avenue
Santa Clara, CA 95051
The information in this document is subject to change without notice.
Intel Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the inplied warranties of
merchantability and fitness for a particular p..1rpose. Intel Corporation assumes no responsibility for any errors that may appear in this document. Intel Corporation makes 00 camtitrnent to update oor to keep current the information oontained in this document.
Intel Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in an Intel product. No other circuit patent licenses are ~lied.
Intel software products are oopyr ighted by and shall remain the property of Intel Corporation. Use, duplication, or disclosure is subject to restrictions stated in Intel's software license, or as defined in ASPR
No part of this document may be copied or reproduced in any form or by any means without the prior written consent of Intel Corporation.
The following are trademarks of Intel Corporation and its affiliates am may be used only to identify Intel products:
BXP | Intelevision | Micrornap |
CREDIT | IntellecR | MultibusR |
iR | iRMX | MultiIOOdule |
ICE | iSBC | |
iCS | iSBX | PROMPT |
~ | Library Manager | Promware |
INSITE | M:SR | ~/80 |
IntelR | Megachassis | System 2000R |
intelR | Micromainframe | UPI |
|
| uSoope |
and the combination of lCE,- iCS, i~, iSBC, iSBX, ~, or RMX and a numerical suffix.
ii
