Switch Management and Operating Concepts

The complexity of the VLAN configuration is hidden. The switch applies the following rules when it creates the VLAN:

•Tagged frames are discarded. With port-based VLANs, frames are assumed to be untagged, so that the VLAN members do not receive frames coming from another VLAN.

•VLAN ID is assigned using an internal algorithm. The switch allocates the largest free VLAN ID that is smaller than 4095 (for example, 4094, 4093, 4092).

•The member port's PVID is assigned as the VLAN ID.

•A port can only belong to one port-based VLAN.

IEEE 802.1Q VLANs

IEEE 802.1Q VLANs have the following characteristics:

•Use filtering to assign packets to VLANs.

•Assume the presence of a single global spanning tree.

•Use an explicit tagging scheme with one-level tagging.

An IEEE 802.1Q VLAN is not as simple as a port-based VLAN, but it is also more flexible. You can configure ports to be tagged, untagged, or forbidden.

•Untagged Member Port—Designates the port as an untagged member of the VLAN. When an untagged packet is transmitted by the port, the packet header remains unchanged. When a tagged packet exits the port, the tag is stripped and the packet is changed to an untagged packet. If the port is attached to a device that is not IEEE 802.1Q VLAN compliant (VLAN- tag unaware), then the port should be set to untagged.

•Tagged Member Port—Designates the port as a tagged member of the VLAN. When an untagged packet is transmitted by the port, the packet header is changed to include the 32-bit tag associated with the PVID (Port VLAN Identifier). When a tagged packet with a different VID exits the port, the packet header is unchanged. If the port is attached to a device that is IEEE 802.1Q VLAN compliant, (VLAN-tag aware), then the port can be set to tagged.

•Forbidden Port—Designates the port as not being a member of the VLAN and prevents packets tagged with the VLAN’s VID from entering the port.

You can enable or disable the following per port for IEEE 802.1Q VLANs:

•GVRP

•Ingress Checking

GVRP

GVRP (GARP VLAN Registration Protocol) must be enabled globally on the switch before individual ports can be enabled.

A global flag controls the switch's ability to participate in dynamically configured VLANs. If the GVRP flag is enabled, ports can dynamically register to be a member of a VLAN. If the flag is disabled, only statically configured ports can be members of VLANs.

The default value is disabled.

36

Intel® NetStructure™ ZT 8101 10/100 Ethernet Switch User’s Manual

Page 35 Page 37
Page 36
Image 36
Intel ZT 8101 10/100 user manual Ieee 802.1Q VLANs, Ingress Checking
Page 35 Page 37

ZT 8101 10/100 specifications

The Intel ZT 8101 10/100 is a highly regarded network interface controller designed for efficient data communication in both home and enterprise environments. This versatile chip offers robust support for various networking technologies, making it suitable for a wide range of applications.

One of the most significant features of the Intel ZT 8101 is its capability to operate at both 10 Mbps and 100 Mbps, allowing for seamless integration into existing networks. This dual-speed functionality ensures that users can enjoy the benefits of faster data transfer rates while still maintaining compatibility with legacy hardware. The device automatically detects the network speed, facilitating a plug-and-play experience that minimizes user intervention.

The Intel ZT 8101 utilizes advanced features such as full-duplex support, which enables simultaneous data transmission and reception. This capability significantly enhances network efficiency and maximizes throughput, making it ideal for environments with high data traffic. Moreover, the chip employs sophisticated packet processing algorithms to prioritize data, reducing latency and ensuring smoother communication.

In terms of power efficiency, the Intel ZT 8101 is designed to consume minimal power, making it a suitable choice for energy-conscious applications. Its low power consumption allows for more efficient operations, contributing to overall system stability and longevity. Additionally, it incorporates power management features that can dynamically adjust the power usage based on network demand.

Another notable characteristic is the integration of hardware-based flow control, which helps prevent data packet loss during high-utilization periods. This capability is essential for maintaining the integrity of data transmission in busy network environments. The chip’s robust error detection and correction mechanisms further enhance data reliability, minimizing the chances of transmission errors.

The Intel ZT 8101 supports various network standards, including IEEE 802.3 and IEEE 802.3u, ensuring compatibility with a wide range of Ethernet devices. Its flexibility makes it an excellent choice for network upgrades, expansions, or new installations, allowing users to tailor their network infrastructure according to specific needs.

In summary, the Intel ZT 8101 10/100 network interface controller stands out for its dual-speed support, energy efficiency, and advanced networking features. Whether for home users looking to improve their network performance or businesses seeking reliable data communication solutions, the ZT 8101 represents a compelling choice that combines technology, reliability, and efficiency. As network demands continue to evolve, this Intel chip remains a fundamental component in many networking scenarios.
Top Page Image Contents