S3C9228/P9228

WATCH TIMER

 

 

12 WATCH TIMER

OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit 1 of the watch timer control register, WTCON.1 to "1".

And if you want to service watch timer overflow interrupt, then set the WTCON.6 to “1”.

The watch timer overflow interrupt pending condition (INTPND2.3) must be cleared by software in the application's interrupt service routine by means of writing a "0" to the INTPND2.3 interrupt pending bit. After the watch timer starts and elapses a time, the watch timer interrupt pending bit (INTPND2.3) is automatically set to "1", and interrupt requests commence in 3.91ms, 0.25, 0.5 and 1-second intervals by setting Watch timer speed selection bits (WTCON.3 – .2).

The watch timer can generate a steady 0.5 kHz, 1 kHz, 2 kHz, or 4 kHz signal to BUZ output pin for Buzzer. By setting WTCON.3 and WTCON.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms. High-speed mode is useful for timing events for program debugging sequences.

Also, you can select watch timer clock source by setting the WTCON.7 appropriately value.

The watch timer supplies the clock frequency for the LCD controller (fLCD ). Therefore, if the watch timer is disabled, the LCD controller does not operate.

Watch timer has the following functional components:

Real Time and Watch-Time Measurement

Using a Main or Sub Clock Source (Main clock divided by 27(fx/128) or Sub clock(fxt))

Clock Source Generation for LCD Controller (fLCD )

I/O pin for Buzzer Output Frequency Generator (P0.3, BUZ)

Timing Tests in High-Speed Mode

Watch timer overflow interrupt generation

Watch timer control register, WTCON (page 0, DAH, read/write)

12-1

Page 411
Image 411
Samsung 8-Bit CMOS Microcontroller, S3C9228/P9228 user manual Watch Timer