Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320C6747 DSP HC Root Hub Status Register HCRHSTATUS, Field, Description

Models: TMS320C6747 DSP

1 34

Download 34 pages 39.94 Kb

Page 29

3.21 HC Root Hub Status Register (HCRHSTATUS)

www.ti.com

Registers

3.21 HC Root Hub Status Register (HCRHSTATUS)

The HC root hub status register (HCRHSTATUS) reports the USB host controller root hub status. HCRHSTATUS is shown in Figure 22 and described in Table 22.

Figure 22. HC Root Hub Status Register (HCRHSTATUS)

31	30		18	17	16
CRWE			Reserved	OCIC	LPSC
R/W-0			R-0	R/W-0	R/W-0
15	14		2	1	0
DRWE			Reserved	OCI	LPS
R/W-0			R-0	R-0	R/W-0
LEGEND: R/W = Read/Write; R = Read only; -n= value after reset
		Table 22. HC Root Hub Status Register (HCRHSTATUS) Field Descriptions
Bit	Field	Value	Description
31	CRWE		Clear remote wake-up enable.
		0	No effect..
		1	Clears the device remote wake-up enable bit.
30-18	Reserved	0	Reserved
17	OCIC		Overcurrent indication change. This bit is automatically set when the overcurrent indicator bit changes.
			This bit has no relationship to the OTG controller register bits that relate to VBUS. System software can
			update this register to simplify host controller driver and/or OTG driver coding.
		0	No effect.
		1	Clears this bit.
16	LPSC	0	Local power status change. Because the root hub does not support the local power status feature, this
			bit defaults to 0 and has no effect. This bit has no relationship to the OTG controller register bits that
			relate to VBUS. System software can update this register to simplify host controller driver and/or OTG
			driver coding.
15	DRWE		Device remote wake-up enable.
			When 1, this bit enables a connect status change event to be treated as a resume event, which causes
			a transition from USB suspend to USB resume state and sets the resume detected interrupt status bit.
			When 0, connect status change events do not cause a transition from USB suspend to USB resume
			state and the resume detected interrupt is not changed.
		0	A write of 0 has no effect.
		1	A write of 1 sets the device remote wake-up enable bit.
14-2	Reserved	0	Reserved
1	OCI	0	Overcurrent indicator. Because the device does not provide signals for external hardware to report
			overcurrent status to the USB host controller, this bit is always 0. This bit has no relationship to the
			OTG controller register bits that relate to VBUS.
0	LPS	0	Local power status. Because the root hub does not support the local power status feature, this bit
			defaults to 0 and has no effect. This bit has no relationship to the OTG controller register bits that relate
			to VBUS. System software can update this register to simplify host controller driver and/or OTG driver
			coding.

SPRUFM8–September 2008	Universal Serial Bus OHCI Host Controller	29
Submit Documentation Feedback

Image 29

Texas Instruments TMS320C6747 DSP manual HC Root Hub Status Register HCRHSTATUS, Field, Description

Contents

TMS320C6747 DSP Universal Serial Bus USB OHCI Host Controller Users GuideSubmit Documentation Feedback SPRUFM8-SeptemberContents List of Figures HC HCAA Address Register HCHCCA Field Descriptions List of TablesUSB Host Controller Registers Preface Read This FirstAbout This Manual Notational ConventionsUsers Guide Universal Serial Bus OHCI Host Controller1 Introduction 1.1 Purpose of the Peripheral2.1.2 USB1 Module Local Bus Clock and Local Reset 2.1 USB1 Module Clock and Reset2 Architecture 2.1.1 Internal System Bus Clocks Needed by the USB1 Module2.3.1 Power Switching Output Pins Not Supported 2.3 USB1 Module Differences From OHCI Specification for USB2.3.2 Overcurrent Protection Input Pins Not Supported 2.2 USB1 Module Open Host Controller Interface Functionality2.4.2 OHCI USB Suspend State 2.4 Implementation of OHCI Specification for USB2.4.1 USB Host Controller Endpoint Descriptor ED List Head Pointers 2.5 OHCI Interrupts 2.6 USB Host Controller Access to System Memory2.7 Physical Addressing Figure 1. Relationships Between Virtual Address Physical AddressTable 1. USB Host Controller Registers 3 RegistersFigure 3. HC Operating Mode Register HCCONTROL 3.2 HC Operating Mode Register HCCONTROL3.1 OHCI Revision Number Register HCREVISION Figure 2. OHCI Revision Number Register HCREVISIONField Table 3. HC Operating Mode Register HCCONTROL Field DescriptionsValue DescriptionFigure 4. HC Command and Status Register HCCOMMANDSTATUS 3.3 HC Command and Status Register HCCOMMANDSTATUSField ValueFigure 5. HC Interrupt and Status Register HCINTERRUPTSTATUS 3.4 HC Interrupt and Status Register HCINTERRUPTSTATUSRegisters FieldFigure 6. HC Interrupt Enable Register HCINTERRUPTENABLE 3.5 HC Interrupt Enable Register HCINTERRUPTENABLEField Value DescriptionFigure 7. HC Interrupt Disable Register HCINTERRUPTDISABLE 3.6 HC Interrupt Disable Register HCINTERRUPTDISABLERegisters Field3.8 HC Current Periodic Register HCPERIODCURRENTED 3.7 HC HCAA Address Register HCHCCAFigure 8. HC HCAA Address Register HCHCCA Table 8. HC HCAA Address Register HCHCCA Field DescriptionsFigure 10. HC Head Control Register HCCONTROLHEADED 3.9 HC Head Control Register HCCONTROLHEADEDTable 10. HC Head Control Register HCCONTROLHEADED Field Descriptions RegistersFigure 11. HC Current Control Register HCCONTROLCURRENTED 3.10 HC Current Control Register HCCONTROLCURRENTEDField Description3.12 HC Current Bulk Register HCBULKCURRENTED 3.11 HC Head Bulk Register HCBULKHEADEDFigure 12. HC Head Bulk Register HCBULKHEADED Table 12. HC Head Bulk Register HCBULKHEADED Field Descriptions3.14 HC Frame Interval Register HCFMINTERVAL 3.13 HC Head Done Register HCDONEHEADFigure 14. HC Head Done Register HCDONEHEAD Table 14. HC Head Done Register HCDONEHEAD Field Descriptions3.16 HC Frame Number Register HCFMNUMBER 3.15 HC Frame Remaining Register HCFMREMAININGFigure 16. HC Frame Remaining Register HCFMREMAINING Figure 17. HC Frame Number Register HCFMNUMBERFigure 18. HC Periodic Start Register HCPERIODICSTART 3.17 HC Periodic Start Register HCPERIODICSTARTField ValueFigure 19. HC Low-Speed Threshold Register HCLSTHRESHOLD 3.18 HC Low-Speed Threshold Register HCLSTHRESHOLDRegisters FieldFigure 20. HC Root Hub A Register HCRHDESCRIPTORA 3.19 HC Root Hub A Register HCRHDESCRIPTORATable 20. HC Root Hub A Register HCRHDESCRIPTORA Field Descriptions FieldFigure 21. HC Root Hub B Register HCRHDESCRIPTORB 3.20 HC Root Hub B Register HCRHDESCRIPTORBTable 21. HC Root Hub B Register HCRHDESCRIPTORB Field Descriptions RegistersFigure 22. HC Root Hub Status Register HCRHSTATUS 3.21 HC Root Hub Status Register HCRHSTATUSTable 22. HC Root Hub Status Register HCRHSTATUS Field Descriptions FieldFigure 23. HC Port 1 Status and Control Register HCRHPORTSTATUS1 3.22 HC Port 1 Status and Control Register HCRHPORTSTATUS1Registers FieldField Port 1 port power status/set port power. The host controller driver can write a 1 to this bit to set theDescription Submit Documentation FeedbackFigure 24. HC Port 2 Status and Control Register HCRHPORTSTATUS2 3.23 HC Port 2 Status and Control Register HCRHPORTSTATUS2Registers FieldSubmit Documentation Feedback FieldDescription Applications IMPORTANT NOTICEProducts