Manuals / Texas Instruments / Computer Equipment / Network Card

Texas Instruments TMS320C6747 DSP manual Universal Serial Bus OHCI Host Controller, Users Guide

Models: TMS320C6747 DSP

1 34

Download 34 pages 39.94 Kb

Page 7

User's Guide

User's Guide

SPRUFM8–September 2008

Universal Serial Bus OHCI Host Controller

1Introduction

This document describes the universal serial bus OHCI host controller.

1.1Purpose of the Peripheral

The USB OHCI host controller (HC) is a single port controller that communicates with USB devices at the USB low-speed (1.5M bit-per-second maximum) and full-speed (12M bit-per-second maximum) data rates. It is compatible with the Universal Serial Bus Specification Revision 2.0 and the Open HCI—Open Host Controller Interface Specification for USB, Release 1.0a, available through the Compaq Computer Corporation web site, and hereafter called the OHCI Specification for USB. It is assumed that users of the USB host controller are already familiar with the USB Specification and OHCI Specification for USB.

The USB host controller implements the register set and makes use of the memory data structures defined in the OHCI Specification for USB. These registers and data structures are the mechanisms by which a USB host controller driver software package can control the USB host controller. The OHCI Specification for USB also defines how the USB host controller implementation must interact with those registers and data structures in system memory.

To reduce processor software and interrupt overhead, the USB host controller generates USB traffic based on data structures and data buffers stored in system memory. The USB host controller accesses these data structures without direct intervention by the processor using its bus master port. These data structures and data buffers can be located in internal or external system RAM.

The USB host controller provides an interrupt to both the ARM and DSP.

SPRUFM8–September 2008	Universal Serial Bus OHCI Host Controller	7
Submit Documentation Feedback

Image 7

Texas Instruments TMS320C6747 DSP manual Universal Serial Bus OHCI Host Controller, Users Guide, Introduction

Contents

TMS320C6747 DSP Universal Serial Bus USB OHCI Host Controller Users GuideSubmit Documentation Feedback SPRUFM8-SeptemberContents List of Figures USB Host Controller Registers List of TablesHC HCAA Address Register HCHCCA Field Descriptions Notational Conventions Read This FirstPreface About This Manual1.1 Purpose of the Peripheral Universal Serial Bus OHCI Host ControllerUsers Guide 1 Introduction2.1.1 Internal System Bus Clocks Needed by the USB1 Module 2.1 USB1 Module Clock and Reset2.1.2 USB1 Module Local Bus Clock and Local Reset 2 Architecture2.2 USB1 Module Open Host Controller Interface Functionality 2.3 USB1 Module Differences From OHCI Specification for USB2.3.1 Power Switching Output Pins Not Supported 2.3.2 Overcurrent Protection Input Pins Not Supported2.4.1 USB Host Controller Endpoint Descriptor ED List Head Pointers 2.4 Implementation of OHCI Specification for USB2.4.2 OHCI USB Suspend State Figure 1. Relationships Between Virtual Address Physical Address 2.6 USB Host Controller Access to System Memory2.5 OHCI Interrupts 2.7 Physical AddressingTable 1. USB Host Controller Registers 3 RegistersFigure 2. OHCI Revision Number Register HCREVISION 3.2 HC Operating Mode Register HCCONTROLFigure 3. HC Operating Mode Register HCCONTROL 3.1 OHCI Revision Number Register HCREVISIONDescription Table 3. HC Operating Mode Register HCCONTROL Field DescriptionsField ValueValue 3.3 HC Command and Status Register HCCOMMANDSTATUSFigure 4. HC Command and Status Register HCCOMMANDSTATUS FieldField 3.4 HC Interrupt and Status Register HCINTERRUPTSTATUSFigure 5. HC Interrupt and Status Register HCINTERRUPTSTATUS RegistersValue Description 3.5 HC Interrupt Enable Register HCINTERRUPTENABLEFigure 6. HC Interrupt Enable Register HCINTERRUPTENABLE FieldField 3.6 HC Interrupt Disable Register HCINTERRUPTDISABLEFigure 7. HC Interrupt Disable Register HCINTERRUPTDISABLE RegistersTable 8. HC HCAA Address Register HCHCCA Field Descriptions 3.7 HC HCAA Address Register HCHCCA3.8 HC Current Periodic Register HCPERIODCURRENTED Figure 8. HC HCAA Address Register HCHCCARegisters 3.9 HC Head Control Register HCCONTROLHEADEDFigure 10. HC Head Control Register HCCONTROLHEADED Table 10. HC Head Control Register HCCONTROLHEADED Field DescriptionsDescription 3.10 HC Current Control Register HCCONTROLCURRENTEDFigure 11. HC Current Control Register HCCONTROLCURRENTED FieldTable 12. HC Head Bulk Register HCBULKHEADED Field Descriptions 3.11 HC Head Bulk Register HCBULKHEADED3.12 HC Current Bulk Register HCBULKCURRENTED Figure 12. HC Head Bulk Register HCBULKHEADEDTable 14. HC Head Done Register HCDONEHEAD Field Descriptions 3.13 HC Head Done Register HCDONEHEAD3.14 HC Frame Interval Register HCFMINTERVAL Figure 14. HC Head Done Register HCDONEHEADFigure 17. HC Frame Number Register HCFMNUMBER 3.15 HC Frame Remaining Register HCFMREMAINING3.16 HC Frame Number Register HCFMNUMBER Figure 16. HC Frame Remaining Register HCFMREMAININGValue 3.17 HC Periodic Start Register HCPERIODICSTARTFigure 18. HC Periodic Start Register HCPERIODICSTART FieldField 3.18 HC Low-Speed Threshold Register HCLSTHRESHOLDFigure 19. HC Low-Speed Threshold Register HCLSTHRESHOLD RegistersField 3.19 HC Root Hub A Register HCRHDESCRIPTORAFigure 20. HC Root Hub A Register HCRHDESCRIPTORA Table 20. HC Root Hub A Register HCRHDESCRIPTORA Field DescriptionsRegisters 3.20 HC Root Hub B Register HCRHDESCRIPTORBFigure 21. HC Root Hub B Register HCRHDESCRIPTORB Table 21. HC Root Hub B Register HCRHDESCRIPTORB Field DescriptionsField 3.21 HC Root Hub Status Register HCRHSTATUSFigure 22. HC Root Hub Status Register HCRHSTATUS Table 22. HC Root Hub Status Register HCRHSTATUS Field DescriptionsField 3.22 HC Port 1 Status and Control Register HCRHPORTSTATUS1Figure 23. HC Port 1 Status and Control Register HCRHPORTSTATUS1 RegistersSubmit Documentation Feedback Port 1 port power status/set port power. The host controller driver can write a 1 to this bit to set theField DescriptionField 3.23 HC Port 2 Status and Control Register HCRHPORTSTATUS2Figure 24. HC Port 2 Status and Control Register HCRHPORTSTATUS2 RegistersDescription FieldSubmit Documentation Feedback Products IMPORTANT NOTICEApplications