1 Hardware Overview

1.2 System Unit Components

y2 stereo ADCs support 16/20-bit PCM format for two stereo independent sound inputs.

y16/20/24-bit S/PDIF-OUT supports 44.1K/48K/88.2K/96K/192KHz sample rate.

yAll ADCs support 44.1K/48K/96KHZ sample rate.

y4 GPIOs (GPIO0/GPIO3 are digital GPIO shared with digital MIC interface, GPIO1/GPIO2 are analog) for customized applications.

yHigh quality analog differential CD input.

y2 jack detection pins each designed to detect up to 4 jacks.

ySupports hardware digital volume control for digital microphone input.

ySupports external PCBEEP input and built-in digital BEEP generator.

‰KBC/EC (Keyboard Controller/Embedded Controller)

A single ITE8521E-L chip is used to serve as KBC/ EC and Super IO.

yKBC

Scan controller function

Interface controller function

yEC

Power supply sequence control

Overheat shutdown support

LED control

Beep control

Device ON/OFF

Cooling fan speed control

Universal I/O port

Battery capacity check

Flash memory reprogramming function

EC access interface

I2C communication control

‰Battery EEPROM

y24C02 equivalent (128 words x 16 bits, I2C interface) integrated in battery pack.

Storing records of battery use

‰Clock Generator

yICS9LPRS501

Generating the clock signal required for the system.

14

TOSHIBA NB100 Maintenance Manual

Page 25
Image 25
Toshiba TOSHIBA NB100 manual Hardware Overview System Unit Components