Cypress CYV15G0404RB Receive Interface Read Timing RXRATEx =, Bus Configuration Write Timing

Page 23

CYV15G0404RB

Switching Waveforms for the CYV15G0404RB HOTLink II Receiver

Receive Interface

Read Timing

RXRATEx = 0

RXCLKx+

RXCLKx–

RXDx[9:0]

Receive Interface

Read Timing

RXRATEx = 1

RXCLKx+

RXCLKx–

RXDx[9:0]

tRXCLKP

tRXDV–

tRXDV+

tRXCLKP

tRXDV–

tRXDV+

CYV15G0404RB HOTLink II Bus Configuration Switching Waveforms

Bus Configuration
Write Timing
ADDR[3:0]
DATA[7:0]
WREN	tDATAS

tWRENP

tDATAH

Document #: 38-02102 Rev. *C

Page 23 of 27

[+] Feedback

Image 23

Contents Cypress Semiconductor Corporation FeaturesFunctional Description CYV15G0404RB Deserializing Reclocker Logic Block Diagram Reclocking Deserializer Path Block Diagram Clock = Internal Signal Device Configuration and Control Block DiagramPin Configuration Top View1 Pin Configuration Bottom View1 Asynchronous Device Reset Receive Path Clock SignalsDevice Control Signals Control Write Enable . Name IO Characteristics Signal DescriptionLink Fault Indication Output Device Configuration and Control Bus SignalsReceive Bist Disabled Internal Device Configuration LatchesSignal Detect Amplitude Select Receive Channel Power ControlCYV15G0404RB Receive Data Path CYV15G0404RB HOTLink II OperationReclocker Clock/Data RecoveryLOW HighDevice Configuration and Control Interface Power ControlStatic Latch Values Force Global Enable FunctionMask Function Latch TypesDevice Configuration Strategy DATA7 DATA6 DATA5 DATA4 DATA3 DATA2 DATA1 DATA0 Device Control Latch Configuration TableLevel Select Inputs Jtag SupportReceive Bist Status Bits Bistdatacompare 000 RX PLLBiststart BistwaitMaximum Ratings CYV15G0404RB DC Electrical Characteristics Operating RangeAC Test Loads and Waveforms CYV15G0404RB DC Electrical CharacteristicsCYV15G0404RB AC Electrical Characteristics Parameter Description Test Conditions Max Unit PLL CharacteristicsCapacitance14 Parameter Description Min Max Unit CYV15G0404RB DeviceReceive Interface Read Timing RXRATEx = Bus Configuration Write TimingCML OUT VCC PowerCML Lvttl in PUTMS Lvttl in PU ROUTB2+ CML OUTTDI Lvttl in PU RXDB8 Lvttl OUTRange Package DiagramOrdering Information Speed Ordering Code Package Package Type OperatingAGT Document HistoryFRE SUA