Cypress CY7C1321CV18 Pin Configuration, Ball Fbga 13 x 15 x 1.4 mm Pinout, CY7C1317CV18 2M x

Page 4

CY7C1317CV18, CY7C1917CV18

CY7C1319CV18, CY7C1321CV18

Pin Configuration

The pin configuration for CY7C1317CV18, CY7C1917CV18, CY7C1319CV18, and CY7C1321CV18 follow. [1]

165-Ball FBGA (13 x 15 x 1.4 mm) Pinout

CY7C1317CV18 (2M x 8)

 

 

1

 

 

2

3

4

 

5

 

6

 

7

 

8

 

9

10

11

A

 

 

 

 

 

NC/72M

A

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CQ

R/W

 

 

NWS1

 

K

NC/144M

 

LD

A

NC/36M

CQ

B

 

 

NC

NC

NC

A

NC/288M

 

K

 

 

0

 

A

NC

NC

DQ3

 

 

NWS

 

C

 

 

NC

NC

NC

VSS

 

A

NC

 

A

VSS

NC

NC

NC

D

 

 

NC

NC

NC

VSS

 

VSS

VSS

 

VSS

VSS

NC

NC

NC

E

 

 

NC

NC

DQ4

VDDQ

 

VSS

VSS

 

VSS

VDDQ

NC

NC

DQ2

F

 

 

NC

NC

NC

VDDQ

 

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

G

 

 

NC

NC

DQ5

VDDQ

 

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

H

 

 

 

 

 

VREF

VDDQ

VDDQ

 

VDD

VSS

 

VDD

VDDQ

VDDQ

VREF

ZQ

DOFF

 

 

J

 

 

NC

NC

NC

VDDQ

 

VDD

VSS

 

VDD

VDDQ

NC

DQ1

NC

K

 

 

NC

NC

NC

VDDQ

 

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

L

 

 

NC

DQ6

NC

VDDQ

 

VSS

VSS

 

VSS

VDDQ

NC

NC

DQ0

M

 

 

NC

NC

NC

VSS

 

VSS

VSS

 

VSS

VSS

NC

NC

NC

N

 

 

NC

NC

NC

VSS

 

A

 

A

 

A

VSS

NC

NC

NC

P

 

 

NC

NC

DQ7

A

 

A

 

C

 

A

 

A

NC

NC

NC

R

 

TDO

TCK

A

A

 

A

 

 

 

 

A

 

A

A

TMS

TDI

 

 

 

C

 

 

CY7C1917CV18 (2M x 9)

 

 

1

 

 

2

3

4

 

5

6

 

7

 

8

 

9

10

11

A

 

 

 

 

 

NC/72M

A

 

 

 

NC

 

 

 

NC/144M

 

 

 

A

NC/36M

CQ

 

CQ

R/W

 

 

K

 

LD

B

 

 

NC

NC

NC

A

NC/288M

 

K

 

 

0

 

A

NC

NC

DQ3

 

 

 

BWS

 

C

 

 

NC

NC

NC

VSS

A

NC

 

A

VSS

NC

NC

NC

D

 

 

NC

NC

NC

VSS

VSS

VSS

 

VSS

VSS

NC

NC

NC

E

 

 

NC

NC

DQ4

VDDQ

VSS

VSS

 

VSS

VDDQ

NC

NC

DQ2

F

 

 

NC

NC

NC

VDDQ

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

G

 

 

NC

NC

DQ5

VDDQ

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

H

 

 

 

 

 

VREF

VDDQ

VDDQ

VDD

VSS

 

VDD

VDDQ

VDDQ

VREF

ZQ

DOFF

 

J

 

 

NC

NC

NC

VDDQ

VDD

VSS

 

VDD

VDDQ

NC

DQ1

NC

K

 

 

NC

NC

NC

VDDQ

VDD

VSS

 

VDD

VDDQ

NC

NC

NC

L

 

 

NC

DQ6

NC

VDDQ

VSS

VSS

 

VSS

VDDQ

NC

NC

DQ0

M

 

 

NC

NC

NC

VSS

VSS

VSS

 

VSS

VSS

NC

NC

NC

N

 

 

NC

NC

NC

VSS

A

 

A

 

A

VSS

NC

NC

NC

P

 

 

NC

NC

DQ7

A

A

 

C

 

A

 

A

NC

NC

DQ8

R

 

TDO

TCK

A

A

A

 

 

 

 

A

 

A

A

TMS

TDI

 

 

C

 

 

Note

1. NC/36M, NC/72M, NC/144M, and NC/288M are not connected to the die and can be tied to any voltage level.

Document Number: 001-07161 Rev. *D

Page 4 of 31

[+] Feedback

Image 4
Contents Features ConfigurationsFunctional Description Selection GuideLogic Block Diagram CY7C1317CV18 Logic Block Diagram CY7C1917CV18Doff CLKLogic Block Diagram CY7C1321CV18 Logic Block Diagram CY7C1319CV18BWS Pin Configuration Ball Fbga 13 x 15 x 1.4 mm PinoutCY7C1317CV18 2M x CY7C1917CV18 2M xCY7C1319CV18 1M x CY7C1321CV18 512K xPin Name Pin Description Pin DefinitionsSynchronous Read/Write Input. When Power Supply Inputs to the Core of the Device Power Supply Inputs for the Outputs of the DeviceReferenced with Respect to TDO for JtagFunctional Overview Programmable Impedance Depth ExpansionEcho Clocks Application Example SRAM#1 ZQSRAM#2 OperationWrite Cycle Descriptions CommentsWrite cycle description table for CY7C1321CV18 follows DeviceInto the device. D359 remains unaltered Device. D80 and D3518 remains unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller followsTAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsIdentification Register Definitions Scan Register SizesInstruction Codes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Sequence Power Up Sequence in DDR-II SramDLL Constraints DC Electrical Characteristics Electrical CharacteristicsMaximum Ratings Input High Voltage Vref + AC Electrical CharacteristicsInput LOW Voltage Vref Document Number 001-07161 Rev. *D Capacitance Thermal ResistanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitParameter Min Max Parameter Min Max Output Times DLL TimingSwitching Waveforms DON’T Care UndefinedOrdering Information 250 167 Package Diagram Ball Fbga 13 x 15 x 1.4 mmSales, Solutions, and Legal Information Worldwide Sales and Design Support Products PSoC Solutions

CY7C1321CV18, CY7C1917CV18, CY7C1319CV18, CY7C1317CV18 specifications

Cypress Semiconductor Corporation, a leading provider of advanced embedded memory solutions, offers a series of high-performance SRAM (Static Random Access Memory) devices ideal for a variety of applications. Among these devices are the CY7C1317CV18, CY7C1319CV18, CY7C1917CV18, and CY7C1321CV18. These components are designed to meet the growing demands for non-volatile memory in consumer electronics, automotive systems, telecommunications, and industrial applications.

The CY7C1317CV18 and CY7C1319CV18 are both 256K-bit static RAMs with distinct features. The CY7C1317CV18 offers a dual-port architecture, enabling concurrent access from multiple sources, which substantially enhances performance in data-intensive applications. On the other hand, the CY7C1319CV18 is designed for single-port access, making it ideal for simpler applications that do not require simultaneous data reads and writes.

Further extending Cypress's SRAM portfolio, the CY7C1917CV18 provides a 2M-bit memory configuration with fast access times, high-density storage, and low power consumption. It is particularly well-suited for applications needing quick data retrieval while maintaining efficiency. The architecture of the CY7C1917CV18 allows it to be integrated seamlessly into systems requiring reliable and robust data storage.

Completing the lineup is the CY7C1321CV18, which features an innovative 1M-bit SRAM design. This SRAM is known for its low latency and high speed, making it an excellent choice for high-performance computing applications. It supports a wide operating voltage range and provides a reliable solution for volatile memory needs, especially in fast caching scenarios.

These SRAM devices utilize advanced CMOS technology to achieve high speed and low power characteristics, making them competitive choices in the market. Their robust performance ensures that they satisfy the stringent requirements of various applications, including high-speed networking, graphics processing, and instrumentation.

In terms of reliability, all four devices are built to endure challenging operating conditions and provide excellent data retention. They are offered in compact packages that facilitate easy integration into PCBs, optimizing space and enhancing design flexibility. The combination of performance, low power consumption, and scalability makes Cypress's SRAM products particularly advantageous for next-generation applications across multiple industries.