Cypress CY7C1357C, CY7C1355C Package Diagrams, Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm

Page 25

Package Diagrams

CY7C1355C

CY7C1357C

100-Pin Thin Plastic Quad Flatpack (14 x 20 x 1.4 mm) (51-85050)

22.00±0.20

R 0.08 MIN. 0.20 MAX.

0.25

 

16.00±0.20

 

14.00±0.10

100

81

1

80

0.30±0.08

20.00±0.10

0.65

TYP.

30

 

 

51

 

 

31

50

0° MIN.

STAND-OFF 0.05 MIN. 0.15 MAX.

12° ±1° (8X)

SEATING PLANE

NOTE:

1.40±0.05

SEE DETAIL

A

0.20 MAX.

1.60 MAX.

0.10

GAUGE PLANE

-7°

0.60±0.15

R 0.08 MIN. 0.20 MAX.

1.JEDEC STD REF MS-026

2.BODY LENGTH DIMENSION DOES NOT INCLUDE MOLD PROTRUSION/END FLASH MOLD PROTRUSION/END FLASH SHALL NOT EXCEED 0.0098 in (0.25 mm) PER SIDE BODY LENGTH DIMENSIONS ARE MAX PLASTIC BODY SIZE INCLUDING MOLD MISMATCH

3.DIMENSIONS IN MILLIMETERS

1.00 REF.

0.20 MIN.

51-85050-*B

 

DETAIL A

Document #: 38-05539 Rev. *E

Page 25 of 28

[+] Feedback

Image 25
Contents Functional Description1 FeaturesSelection Guide 133 MHz 100 MHz UnitLogic Block Diagram CY7C1357C 512K x Logic Block Diagram CY7C1355C 256K xCY7C1355C Pin Configurations Pin Tqfp PinoutCY7C1357C Pin Configurations Ball BGA Pinout 3 Chip Enables with Jtag CE2 CLK Pin Configurations Ball Fbga Pinout 3 Chip enable with JtagCE2 Power supply for the I/O circuitry Power supply inputs to the core of the devicePin Definitions Name DescriptionBurst Read Accesses Single Read AccessesSingle Write Accesses Functional OverviewLinear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Partial Truth Table for Read/Write2, 3 Sleep ModeTruth Table for Read/Write2, 3,9 Function CY7C1355CTAP Controller State Diagram TAP Controller Block DiagramIeee 1149.1 Serial Boundary Scan Jtag TAP Instruction Set Bypass RegisterParameter Description Min Max Unit Clock TAP TimingOutput Times Set-up Times5V TAP AC Test Conditions 3V TAP AC Test Conditions5V TAP AC Output Load Equivalent Identification Register DefinitionsIdentification Codes Scan Register SizesRegister Name Bit Size Instruction Code DescriptionCY7C1357C 512K x Bit# Ball Id Signal Name CY7C1355C 256K x Bit# Ball ID SignalBall BGA Boundary Scan Order NameBall Fbga Boundary Scan Order CY7C1355C 256K x Bit# Ball ID Signal NameBWD Maximum Ratings Electrical Characteristics Over the Operating Range13Operating Range Ambient RangeThermal Resistance15 Capacitance15AC Test Loads and Waveforms 3V I/O Test Load100 Parameter Description Unit Min Max Switching Characteristics Over the Operating Range 16Command Switching WaveformsRead/Write Waveforms22, 23 WriteQA4+1 DA5 QA6 DA7 NOP, Stall and Deselect Cycles22, 23ZZ Mode Timing26 Ordering Information Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package Diagrams90±0.05 Ball BGA 14 x 22 x 2.4 mmSoldernotespad Type NON-SOLDER Mask Defined Nsmd Document History Issue Date Orig. Description of Change