Cypress CY7C1371D, CY7C1373D manual Ordering Information

Page 25

CY7C1371D

CY7C1373D

Ordering Information

Not all of the speed, package and temperature ranges are available. Please contact your local sales representative or visit www.cypress.com for actual products offered.

 

Speed

Ordering Code

Package

Part and Package Type

Operating

 

(MHz)

Diagram

Range

 

 

 

 

 

 

 

133

CY7C1371D-133AXC

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free

Commercial

 

 

 

 

 

 

 

 

CY7C1373D-133AXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BGC

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-133BGC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BGXC

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-133BGXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BZC

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-133BZC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BZXC

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-133BZXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133AXI

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free

lndustrial

 

 

 

 

 

 

 

 

CY7C1373D-133AXI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BGI

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-133BGI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BGXI

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-133BGXI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BZI

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-133BZI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-133BZXI

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-133BZXI

 

 

 

 

 

 

 

 

 

 

100

CY7C1371D-100AXC

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free

Commercial

 

 

 

 

 

 

 

 

CY7C1373D-100AXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BGC

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-100BGC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BGXC

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-100BGXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BZC

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-100BZC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BZXC

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-100BZXC

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100AXI

51-85050

100-Pin Thin Quad Flat Pack (14 x 20 x 1.4 mm) Pb-Free

lndustrial

 

 

 

 

 

 

 

 

CY7C1373D-100AXI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BGI

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-100BGI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BGXI

51-85115

119-Ball Grid Array (14 x 22 x 2.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-100BGXI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BZI

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm)

 

 

 

 

 

 

 

 

 

CY7C1373D-100BZI

 

 

 

 

 

 

 

 

 

 

 

CY7C1371D-100BZXI

51-85180

165-Ball Fine-Pitch Ball Grid Array (13 x 15 x 1.4 mm) Pb-Free

 

 

 

 

 

 

 

 

 

CY7C1373D-100BZXI

 

 

 

 

 

 

 

 

 

Document #: 38-05556 Rev. *F

 

Page 25 of 29

[+] Feedback

Image 25
Contents Selection Guide Functional Description1 Features133 MHz 100 MHz Unit Cypress Semiconductor CorporationLogic Block Diagram CY7C1373D 1M x Logic Block Diagram CY7C1371D 512K xCY7C1371D Pin Configurations Pin Tqfp PinoutCY7C1373D Pin Configurations CE2 Pin Configurations Ball Fbga PinoutPin Definitions Burst Read Accesses Single Read AccessesSingle Write Accesses Functional OverviewLinear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Address Operation Used Partial Truth Table for Read/Write 2, 3Function CY7C1371D Function CY7C1373DIeee 1149.1 Serial Boundary Scan Jtag TAP Controller State Diagram TAP Controller Block DiagramTAP Instruction Set Bypass RegisterExtest Output Bus Tri-State TAP TimingSetup Times TAP AC Switching Characteristics Over the Operating Range10Parameter Description Min Max Unit Clock Output Times3V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating ConditionsParameter Description Conditions Min Max Unit Scan Register Sizes Identification Register DefinitionsIdentification Codes Register Name Bit SizeBit # Ball ID Ball BGA Boundary Scan Order 13A10 B10 P10 Maximum Ratings Electrical CharacteristicsOperating Range Ambient RangeThermal Resistance18 Capacitance18AC Test Loads and Waveforms 133 MHz 100 MHz Parameter Description Unit Min Max Switching Characteristics Over the Operating Range23Read/Write Waveforms25, 26 Switching WaveformsRite ReadAddress NOP, Stall and Deselect Cycles25, 26Stall Stall NOPDON’T Care ZZ Mode Timing29Ordering Information Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package DiagramsBall BGA 14 x 22 x 2.4 mm Ball Fbga 13 x 15 x 1.4 mm Document History Issue Orig. Description of Change Date