Cypress CY7C1447AV33, CY7C1441AV33, CY7C1443AV33 manual Write Cycle Timing24

Page 23

CY7C1441AV33

CY7C1443AV33,CY7C1447AV33

Timing Diagrams (continued)

Figure 4. Write Cycle Timing[24, 25]

		tCYC
CLK	t CH	t CL
	t CH	t CL
tADS	tADH
ADSP
		tADS tADH
ADSC
tAS	tAH
ADDRESS	A1	A2

Byte write signals are ignored for first cycle when

ADSP initiates burst

BWE,

BWX

t t

WES WEH

tCES tCEH

ADSC extends burst

tADS tADH

tWES tWEH

ADV

Data in (D)

High-Z

Data Out (Q)

tOEHZ

t DS t DH

D(A1)

tADVS tADVH

ADV suspends burst

D(A2)

D(A2 + 1)

D(A2 + 2)

D(A2 + 3)

D(A3)

D(A3 + 1)

D(A3 + 2)

BURST READ Single WRITE

BURST WRITE

Extended BURST WRITE

DON’T CARE

UNDEFINED

Note

25. Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BWX LOW

Document #: 38-05357 Rev. *G

Page 23 of 31

[+] Feedback

Image 23

Contents Cypress Semiconductor Corporation 198 Champion Court FeaturesSelection Guide Functional Description Description 133 MHz 100 MHz UnitLogic Block Diagram CY7C1443AV33 2Mx Logic Block Diagram CY7C1441AV33 1M xBWE Enable CE1 Register CE2 CE3 Logic Block Diagram CY7C1447AV33 512K xCY7C1443AV33 2M x Pin ConfigurationsCY7C1441AV33 DQP C TDI TDO ModeBWE Adsc ADV AdspDQP DQ C DQ G DQ BDQ G DQ B DQP G DQP CByte Write Select Inputs, Active LOW. Qualified with Pin DefinitionsName Description Ground for the IO Circuitry Power Supply Inputs to the Core of the DevicePower Supply for the IO Circuitry Ground for the Core of the DeviceLinear Burst Address Table Interleaved Burst Address Table Mode = Floating or VDDFunctional Overview Cycle Description ZZ Mode Electrical CharacteristicsTruth Table Parameter Description Test Conditions Min Max UnitFunction CY7C1443AV33 Partial Truth Table for Read/WriteTruth Table for Read/Write Function CY7C1441AV33 2Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramInstruction Register TAP Instruction SetExtest TAP TimingHold Times TAP AC Switching CharacteristicsSetup Times Parameter Description Min Max Unit ClockParameter Description Conditions Min Max Unit TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions 5V TAP AC Test ConditionsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Identification CodesBit # Ball ID Ball Fbga Boundary Scan Order13,14CY7C1441AV33 1M x 36, CY7C1443AV33 2M x Bit # Ball ID Operating Range Electrical Characteristics Over the Operating Range15DC Electrical Characteristics Over the Operating Range Maximum RatingsThermal Resistance CapacitanceOutput Times Switching Characteristics100 Unit Parameter Min Max ADV suspends burst Timing DiagramsAdsp Adsc Data Out Q High-Z QA1Write Cycle Timing24 Read/Write Cycle Timing24, 26 ZZ Mode Timing28 Ordering Information Pin Tqfp 14 x 20 x 1.4 mm Package DiagramsBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x1.76 mm SYT Issue Date Orig. Description of ChangeCJM VKN/AESA RXUVKN