Cypress CY7C1447AV33 Logic Block Diagram CY7C1441AV33 1M x, Logic Block Diagram CY7C1443AV33 2Mx

Page 2

							CY7C1441AV33
				CY7C1443AV33,CY7C1447AV33
Logic Block Diagram – CY7C1441AV33 (1M x 36)
A 0, A1, A		ADDRESS
A 0, A1, A		REGISTER
		REGISTER
MODE				A [1:0]
MODE
ADV			BURST	Q1
			BURST
CLK			COUNTER
		AND LOGIC		Q0
		CLR		Q0
		CLR
ADSC
ADSP
	DQ D, DQP D			DQ D, DQP D
BW D	DQ D, DQP D			BYTE
BW D	BYTE			BYTE
	BYTE			WRITE REGISTER
	WRITE REGISTER			WRITE REGISTER
	WRITE REGISTER
	DQ C, DQP C			DQ C, DQP C
BW C	DQ C, DQP C			BYTE
BW C	BYTE			BYTE
	BYTE			WRITE REGISTER
	WRITE REGISTER			WRITE REGISTER	MEMORY		OUTPUT	DQ s
	WRITE REGISTER				MEMORY	SENSE	OUTPUT	DQ s
					ARRAY	SENSE	BUFFERS	DQP A
				DQ B, DQP B	ARRAY	AMPS	BUFFERS	DQP A
	DQ B, DQP B			DQ B, DQP B		AMPS		DQP B
BW B	DQ B, DQP B			BYTE				DQP B
				BYTE				DQP C
	BYTE			WRITE REGISTER
	BYTE
								DQP D
	WRITE REGISTER							DQP D
				DQ A , DQP A
BW A	DQ A ,	DQPA		BYTE
BW A	BYTE			WRITE REGISTER
BWE	BYTE			WRITE REGISTER
BWE	WRITE REGISTER
	WRITE REGISTER
GW								INPUT
CE1		ENABLE						REGISTERS
		ENABLE
	REGISTER
CE2	REGISTER
CE2
CE3
OE
ZZ	SLEEP
ZZ	CONTROL
	CONTROL
Logic Block Diagram – CY7C1443AV33 (2Mx 18)

A0,A1,A

MODE

ADV

CLK

ADSC

ADSP

BW B

BW A

BWE

GW

CE1

CE2

CE3

OE

ADDRESS

REGISTER

A[1:0]

BURST	Q1
COUNTER AND
LOGIC
CLR	Q0
DQ B,DQP B
WRITE REGISTER
DQ A,DQP A
WRITE REGISTER
ENABLE
REGISTER

DQ B,DQP B WRITE DRIVER

DQ A,DQP A WRITE DRIVER

MEMORY

ARRAY

SENSE AMPS

OUTPUT	DQs
BUFFERS	DQP A
	DQP B
	INPUT
	REGISTERS

ZZ

SLEEP

CONTROL

Document #: 38-05357 Rev. *G

Page 2 of 31

[+] Feedback

Image 2

Contents Description 133 MHz 100 MHz Unit FeaturesSelection Guide Functional Description Cypress Semiconductor Corporation 198 Champion CourtLogic Block Diagram CY7C1441AV33 1M x Logic Block Diagram CY7C1443AV33 2MxLogic Block Diagram CY7C1447AV33 512K x BWE Enable CE1 Register CE2 CE3CY7C1443AV33 2M x Pin ConfigurationsCY7C1441AV33 Adsp TDI TDO ModeBWE Adsc ADV DQP CDQ B DQP G DQP C DQ G DQ BDQ G DQP DQ CByte Write Select Inputs, Active LOW. Qualified with Pin DefinitionsName Description Ground for the Core of the Device Power Supply Inputs to the Core of the DevicePower Supply for the IO Circuitry Ground for the IO CircuitryLinear Burst Address Table Interleaved Burst Address Table Mode = Floating or VDDFunctional Overview Parameter Description Test Conditions Min Max Unit ZZ Mode Electrical CharacteristicsTruth Table Cycle DescriptionFunction CY7C1441AV33 2 Partial Truth Table for Read/WriteTruth Table for Read/Write Function CY7C1443AV33TAP Controller State Diagram Ieee 1149.1 Serial Boundary Scan JtagTAP Instruction Set Instruction RegisterTAP Timing ExtestParameter Description Min Max Unit Clock TAP AC Switching CharacteristicsSetup Times Hold Times5V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions Parameter Description Conditions Min Max UnitIdentification Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBit # Ball ID Ball Fbga Boundary Scan Order13,14CY7C1441AV33 1M x 36, CY7C1443AV33 2M x Bit # Ball ID Maximum Ratings Electrical Characteristics Over the Operating Range15DC Electrical Characteristics Over the Operating Range Operating RangeCapacitance Thermal ResistanceOutput Times Switching Characteristics100 Unit Parameter Min Max Data Out Q High-Z QA1 Timing DiagramsAdsp Adsc ADV suspends burstWrite Cycle Timing24 Read/Write Cycle Timing24, 26 ZZ Mode Timing28 Ordering Information Package Diagrams Pin Tqfp 14 x 20 x 1.4 mmBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x1.76 mm SYT Issue Date Orig. Description of ChangeCJM VKN/AESA RXUVKN