Cypress CY7C1441AV33 Logic Block Diagram CY7C1447AV33 512K x, BWE Enable CE1 Register CE2 CE3

Page 3

CY7C1441AV33

CY7C1443AV33,CY7C1447AV33

Logic Block Diagram – CY7C1447AV33 (512K x 72)

A0, A1,A	ADDRESS
A0, A1,A	REGISTER
	REGISTER
	A[1:0]
MODE
ADV	BURST	Q1
CLK	COUNTER
	AND LOGIC
	CLR	Q0
ADSC
ADSP
BW H	DQ H, DQPH
BW H	WRITE REGISTER
BW G	DQ F, DQPF
BW G	WRITE REGISTER
BW F	DQ F, DQPF
BW F	WRITE REGISTER
BW E	DQ E, DQPE
BW E	WRITE REGISTER
BW D	DQ D, DQPD
BW D	WRITE REGISTER
BW C	DQ C, DQPC
BW C	WRITE REGISTER
BW B	DQ B, DQPB
BW B	WRITE REGISTER
BW A	DQ A, DQPA
BW A	WRITE REGISTER
BWE	WRITE REGISTER
BWE
GW	ENABLE
CE1	ENABLE
CE1	REGISTER
CE2	REGISTER
CE2
CE3
OE
ZZ	SLEEP
ZZ	CONTROL
	CONTROL

DQ H, DQPH WRITE DRIVER

DQ G, DQPG WRITE DRIVER

DQ F, DQPF WRITE DRIVER

DQBYTE, DQP“a”E

WRITE DRIVER

DQ D, DQPD WRITE DRIVER

DQ C, DQPC WRITE DRIVER

DQ B, DQPB WRITE DRIVER

DQ A, DQPA WRITE DRIVER

MEMORY

ARRAY

SENSE AMPS

OUTPUT BUFFERS

DQs

DQP A

DQP B

DQP C

DQP D

DQP E

DQP F

DQP G

DQP H

INPUT

REGISTERS

Document #: 38-05357 Rev. *G

Page 3 of 31

[+] Feedback

Image 3

Contents Cypress Semiconductor Corporation 198 Champion Court FeaturesSelection Guide Functional Description Description 133 MHz 100 MHz UnitLogic Block Diagram CY7C1443AV33 2Mx Logic Block Diagram CY7C1441AV33 1M xBWE Enable CE1 Register CE2 CE3 Logic Block Diagram CY7C1447AV33 512K xPin Configurations CY7C1441AV33CY7C1443AV33 2M x DQP C TDI TDO ModeBWE Adsc ADV AdspDQP DQ C DQ G DQ BDQ G DQ B DQP G DQP CPin Definitions Name DescriptionByte Write Select Inputs, Active LOW. Qualified with Ground for the IO Circuitry Power Supply Inputs to the Core of the DevicePower Supply for the IO Circuitry Ground for the Core of the DeviceInterleaved Burst Address Table Mode = Floating or VDD Functional OverviewLinear Burst Address Table Cycle Description ZZ Mode Electrical CharacteristicsTruth Table Parameter Description Test Conditions Min Max UnitFunction CY7C1443AV33 Partial Truth Table for Read/WriteTruth Table for Read/Write Function CY7C1441AV33 2Ieee 1149.1 Serial Boundary Scan Jtag TAP Controller State DiagramInstruction Register TAP Instruction SetExtest TAP TimingHold Times TAP AC Switching CharacteristicsSetup Times Parameter Description Min Max Unit ClockParameter Description Conditions Min Max Unit TAP DC Electrical Characteristics And Operating Conditions3V TAP AC Test Conditions 5V TAP AC Test ConditionsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Identification CodesBall Fbga Boundary Scan Order13,14 CY7C1441AV33 1M x 36, CY7C1443AV33 2M x Bit # Ball IDBit # Ball ID Operating Range Electrical Characteristics Over the Operating Range15DC Electrical Characteristics Over the Operating Range Maximum RatingsThermal Resistance CapacitanceSwitching Characteristics 100 Unit Parameter Min MaxOutput Times ADV suspends burst Timing DiagramsAdsp Adsc Data Out Q High-Z QA1Write Cycle Timing24 Read/Write Cycle Timing24, 26 ZZ Mode Timing28 Ordering Information Pin Tqfp 14 x 20 x 1.4 mm Package DiagramsBall Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x1.76 mm Issue Date Orig. Description of Change CJMSYT RXU VKNVKN/AESA

Logic Block Diagram – CY7C1447AV33 (512K x 72)

BWE

ENABLE

CE1

REGISTER

CE2

CE3

WRITE DRIVER