Cypress CY7C1268V18, CY7C1270V18, CY7C1266V18 manual Package Diagram, Ball Fbga 15 x 17 x 1.40 mm

Page 26

CY7C1266V18, CY7C1277V18

CY7C1268V18, CY7C1270V18

Package Diagram

Figure 6. 165-ball FBGA (15 x 17 x 1.40 mm), 51-85195

4/0 6)%7

0).).#/2.%2

(

	"/44/- 6)%7		-#		0).).#/2.%2
					0).).#/2.%2

			-#! "
				8
				8


					!
					"
					#
					$
					$
					%
					&
					'
¼					(
					*

					+
					,
					-
					-
					.
					0
					2
!



	"	¼
	8

¼	#
3%!4).' 0,!.%
	-!8

./4%3%

3/,$%2 0!$ 490%0 ./. 3/,$%23-!3+ $%&).%$ .3-$

0!#+!'% 7%)'(4% G

*%$%#$2%&%2%.#%% -/$%3)'. #

0!#+!'% #/$%$ ""!$

51-85195-*A

Document Number: 001-06347 Rev. *D

Page 26 of 27

[+] Feedback

Image 26

Contents Functional Description FeaturesConfigurations Selection GuideLogic Block Diagram CY7C1266V18 Logic Block Diagram CY7C1277V18Logic Block Diagram CY7C1268V18 Logic Block Diagram CY7C1270V18CY7C1277V18 4M x Pin ConfigurationsCY7C1266V18 4M x TMS TDIQvld CY7C1268V18 2M xCY7C1270V18 1M x BWSSynchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Negative Input Clock InputTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Truth Table Delay Lock Loop DLLApplication Example OperationRemains unaltered Write Cycle DescriptionsComments During the data portion of a write sequenceWritten into the device. D 359 remains unaltered Write cycle description table for CY7C1270V18 follows.2Into the device Into the device. D 80 and D 3518 remain unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller follows.9Parameter Description Test Conditions Min Max Unit TAP Controller Block DiagramTAP Electrical Characteristics GND ≤ VI ≤ VDDTAP AC Switching Characteristics TAP Timing and Test ConditionsInstruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Waveforms Power Up Sequence in DDR-II+ SramPower Up Sequence DLL ConstraintsMaximum Ratings Electrical CharacteristicsDC Electrical Characteristics Operating RangeAC Test Loads and Waveforms Capacitance20Thermal Resistance20 Parameter Description Test Conditions Max UnitHigh Switching CharacteristicsParameter Min Max LOWNOP Switching WaveformsRead/Write/Deselect Sequence29 Ordering Information 333 Package Diagram Ball Fbga 15 x 17 x 1.40 mmNXR ECN No Issue Date Orig. Description of ChangeDocument History VKN