Cypress CY7C67300 manual SPI Control Register, SCK Strobe Bit, Fifo Init Bit, Byte Mode Bit

Page 67

 

 

 

 

 

 

 

 

 

 

 

 

 

CY7C67300

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

SPI Control Register [0xC0CA] [R/W]

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 107. SPI Control Register

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit #

15

14

13

 

12

 

11

10

 

9

 

8

 

 

 

 

SCK

 

 

FIFO

Byte

 

Full Duplex

 

SS

Read

 

Transmit

 

Receive

 

 

Field

Strobe

 

 

Init

Mode

 

 

 

Manual

Enable

 

Ready

 

Data

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Ready

 

Read/Write

W

 

 

W

R/W

 

R/W

 

R/W

R/W

 

R

 

R

 

 

Default

0

0

0

 

0

 

0

0

 

0

 

1

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Bit #

7

6

5

 

4

 

3

2

 

1

 

0

 

 

 

Field

Transmit

Receive

 

Transmit Bit Length

 

 

Receive Bit Length

 

Empty

 

 

Full

 

 

 

 

 

 

 

 

 

 

 

 

 

Read/Write

R

 

 

R

R/W

 

R/W

 

R/W

R/W

 

R/W

 

R/W

 

 

 

Default

1

0

0

 

0

 

0

0

 

0

 

0

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Register Description

The SPI Control register controls the SPI port. Fields apply to both master and slave mode unless otherwise noted.

SCK Strobe (Bit 15)

The SCK Strobe bit starts the SCK strobe at the selected frequency and polarity (set in the SPI Configuration register), but not phase. This bit feature can only be enabled when in master mode and must be during a period of inactivity. This bit is self clearing.

1:SCK Strobe Enable

0:No Function

FIFO Init (Bit 14)

The FIFO Init bit initializes the FIFO and clears the FIFO Error Status bit. This bit is self clearing.

1:FIFO Init Enable

0:No Function

Byte Mode (Bit 13)

The Byte Mode bit selects between PIO (byte mode) and DMA (block mode) operation.

1:Set PIO (byte mode) operation

0:Set DMA (block mode) operation

Full Duplex (Bit 12)

The Full Duplex bit selects between full duplex and half duplex operation.

1:Enable full duplex. Full duplex is not allowed and does not set if the 3Wire Enable bit of the SPI Configuration register is set to ‘1’

0:Enable half duplex operation

SSManual (Bit 11)

The SS Manual bit activates or deactivates SS if the SS Delay Select field of the SPI Control register is all zeros and is configured as master interface. This field only applies to master mode.

1:Activate SS, master drives SS line asserted LOW

0:Deactivate SS, master drives SS line deasserted HIGH

Read Enable (Bit 10)

The Read Enable bit initiates a read phase for a master mode transfer or sets the slave to receive (in slave mode).

1:Initiates a read phase for a master transfer or sets a slave to receive. In master mode this bit is sticky and remains set until the read transfer begins.

0:Initiates the write phase for slave operation

Transmit Ready (Bit 9)

The Transmit Ready bit is a read only bit that indicates if the transmit port is ready to empty and ready to be written.

1:Ready for data to be written to the port. The transmit FIFO is not full.

0:Not ready for data to be written to the port

Receive Data Ready (Bit 8)

The Receive Data Ready bit is a read only bit that indicates if the receive port has data ready.

1:Receive port has data ready to read

0:Receive port does not have data ready

Transmit Empty (Bit 7)

The Transmit Empty bit is a read only bit that indicates if the transmit FIFO is empty.

1:Transmit FIFO is empty

0:Transmit FIFO is not empty

Receive Full (Bit 6)

The Receive Full bit is a read only bit that indicates if the receive FIFO is full.

1:Receive FIFO is full

0:Receive FIFO is not full

Transmit Bit Length (Bits [5:3])

The Transmit Bit Length field controls whether a full byte or partial byte is to be transmitted. If Transmit Bit Length is ‘000’ then a full byte is transmitted. If Transmit Bit Length is ‘001’ to ‘111’, then the value indicates the number of bits that are be transmitted.

Document #: 38-08015 Rev. *J

Page 67 of 99

[+] Feedback

Page 66 Page 68
Image 67
Page 66 Page 68
Contents CY7C67300 Block Diagram EZ-Host FeaturesTypical Applications Functional Overview IntroductionInterface Descriptions USB Interface Interface Options for External Memory Bus Pins MEM PinsOTG Interface Pins Pin Name Pin Number USB Interface Pins Pin Name Pin NumberOTG Interface External Memory Interface Up to 256k x 16 External Code/Data Page Mode External Memory Interface PinsExternal Memory Interface Pins Pin Name Pin Number External Memory Interface Block DiagramsSerial Peripheral Interface General Purpose IO Interface GpioUart Interface I2C Eeprom InterfaceProgrammable Pulse/PWM Interface High-Speed Serial InterfaceIDE Interface HPI Interface Pins 3 Pin Name Pin NumberHPI Interface Pins 3 Host Port InterfaceActual IDE Throughput ModeIDE Interface Pins Pin Name Pin Number Charge Pump Interface Pins Pin Name Pin NumberBooster Interface Booster PinsCrystal Pins Crystal Pins Pin Name Pin NumberOperational Modes Boot Configuration InterfaceBoot Configuration Interface Boot ModePower Saving Mode Description Power Savings and Reset DescriptionSleep Memory Map Document # 38-08015 Rev. *JPage 15 Bank Selected 0xC018 0xC01AProcessor Control Registers RegistersRevision Register Bank RegisterBank Register Example Hex Value Binary Value ReservedCPU Speed Definition Processor Speed Host/Device 1B Wake Enable Bit Power Control RegisterHost/Device 2B Wake Enable Bit Host/Device 2A Wake Enable BitSPI Interrupt Enable Bit Sleep Enable BitInterrupt Enable Register Halt Enable Bit OTG Interrupt Enable BitUart Interrupt Enable Bit HSS Interrupt Enable BitMailbox Interrupt Enable Bit Out Mailbox Interrupt Enable BitPort 1B Diagnostic Enable Bit USB Diagnostic RegisterPort 2B Diagnostic Enable Bit Port 2A Diagnostic Enable BitExternal Memory Registers Extended Page n Map Register Upper Address Enable Register 0xC038 R/WUpper Address Enable Bit Extended Page n Map Register R/WTimer Registers WDT Enable Bit Watchdog Timer RegisterTimeout Flag Bit Lock Enable BitPort B D+ Status Bit Timer n RegisterGeneral USB Registers USB n Control RegisterEnable Mode Select BitPort B Resistors Enable Bit Port a Resistors Enable BitUSB Host Only Register Register Name Address Host 1/Host Port a SOF/EOP Enable Bit ReservedPreamble Enable Bit USB Host Only RegistersSequence Select Bit Sync Enable BitHost n Address Register ISO Enable Bit Arm Enable BitNAK Flag Bit Port Select BitUnderflow Flag Bit Stall Flag BitHost n PID Register Error Flag BitSequence Status Bit Host n PID Register WHost n Count Result Register Endpoint Select Bits PID Select DefinitionPID Select Host n Count Result Register RHost n Device Address Register Host n Interrupt Enable RegisterVbus Interrupt Enable Bit ID Interrupt Enable BitPort B Connect Change Interrupt Enable Bit SOF/EOP Interrupt Enable BitPort B Wake Interrupt Enable Bit Port a Wake Interrupt Enable BitPort B Connect Change Interrupt Flag Bit SOF/EOP Interrupt Flag BitPort B Wake Interrupt Flag Bit Port a Wake Interrupt Flag BitHost 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 Host n SOF/EOP Counter Register RHost n SOF/EOP Counter Register Host n Frame Register RDevice n Endpoint n Control Register IN/OUT Ignore Enable BitUSB Device Only Registers Device n Endpoint n Control Register R/WDirection Select Bit Stall Enable BitNAK Interrupt Enable Bit Enable BitDevice n Endpoint n Count Register Device n Endpoint n Count Register R/WException Flag Bit Device n Endpoint n Status Register R/WDevice n Endpoint n Status Register OUT Exception Flag BitDevice n Endpoint n Count Result Register Setup Flag BitSequence Flag Bit Device n Endpoint n Count Result Register R/WDevice n Port Select Register Device n Interrupt Enable Register R/WDevice n Interrupt Enable Register Port Select Bit Device n Port Select Register R/WEP6 Interrupt Enable Bit SOF/EOP Timeout Interrupt Enable BitReset Interrupt Enable Bit EP7 Interrupt Enable BitDevice n Status Register R/W EP0 Interrupt Enable BitDevice n Address Register W Device n Address RegisterEP5 Interrupt Flag Bit Reset Interrupt Flag BitEP7 Interrupt Flag Bit EP6 Interrupt Flag BitEP1 Interrupt Flag Bit SOF/EOP Timeout Flag BitSOF/EOP Timeout Interrupt Counter Bits EP2 Interrupt Flag BitOTG Control Register Reserved Vbus Pull-up Enable BitOTG Control Registers Device n SOF/EOP Count RegisterGpio Registers HSS Enable Bit Write Protect Enable BitSAS Enable Bit Mode Select Definition Gpio Configuration 108Gpio n Input Data Register Interrupt 0 Enable BitInterrupt 0 Polarity Select Bit Reserved Gpio n Output Data RegisterIDE Registers IDE Start Address Register 0xC04A R/W Mode Select DefinitionIDE Start Address Register IDE Control Register IDE Interrupt Enable BitIDE Enable Bit IDE Stop Address RegisterIDE PIO Port Registers 0xC050 0xC06F R/W HSS RegistersHSS Registers Register Name Address HSS Control Register Xoff Enable BitCTS Enable Bit Receive Interrupt Enable BitHSS Baud Rate Register Packet Mode Select BitTransmit Ready Bit Receive Overflow Flag BitHSS Data Register 0xC076 R/W HSS Transmit Gap Register 0xC074 R/WHSS Transmit Gap Register Transmit Gap Select BitsHSS Receive Counter Register HSS Receive Counter Register 0xC07A R/WHSS Transmit Counter Register HSS Transmit Address Register 0xC07C R/WHSS Transmit Address Register HSS Transmit Counter Register 0xC07E R/WInterrupt Routing Register Vbus to HPI Enable BitHPI Registers HPI Breakpoint Register HPI Registers Register Name AddressSOF/EOP1 to HPI Enable Bit ID to HPI Enable BitSOF/EOP2 to HPI Enable Bit SOF/EOP2 to CPU Enable BitHPI Mailbox Register 0xC0C6 R/W SIEXmsg Register WSIE1msg Register SIE2msg Register SIEXmsg RegisterID Flag Bit Reset2 Flag BitHPI Status Port Vbus Flag BitMailbox Out Flag Bit Reset1 Flag BitSPI Registers Done1 Flag BitMaster Enable Bit 3Wire Enable BitPhase Select Bit Master Active Enable BitSCK Strobe Bit Byte Mode BitRead Enable Bit SPI Control RegisterFifo Error Flag Bit SPI Interrupt Enable RegisterTransmit Interrupt Enable Bit Transfer Interrupt Enable BitTransfer Interrupt Flag Bit Receive Interrupt Flag BitTransmit Interrupt Flag Bit SPI Interrupt Clear RegisterSPI CRC Value Register Receive CRC Bit CRC Mode Definition CRCMode CRC Polynomial 1514CRC Enable Bit CRC Clear BitSPI Transmit Address Register SPI Data Register 0xC0D6 R/WSPI Data Register SPI Transmit Address Register 0xC0D8 R/WSPI Receive Address Register SPI Transmit Count RegisterSPI Receive Count Register Uart Registers Uart Data Register 0xC0E4 R/W Uart Status Register 0xC0E2 RUart Status Register Receive buffer full Receive buffer emptyPWM Control Register PWM Enable BitPWM Registers PWM Registers Register Name AddressPWM 0 Enable Bit PWM 3 Enable BitPWM 2 Enable Bit PWM 1 Enable BitPWM n Stop Register PWM n Start Register R/WPWM n Start Register PWM n Stop Register R/WPWM Cycle Count Register PWM Cycle Count Register 0xC0FA R/WPin Descriptions Pin DiagramPin Descriptions Name Type D8/MISO D11/MOSIMosi SPI Mosi SCK SPI SCKGPIO26/CTS/PWM3 GPIO29/OTGIDGPIO28/TX GPIO27/RXTie to Gnd for normal operation Booster Power input 2.7V toCrystal Requirements XTALIN, Xtalout DC CharacteristicsAbsolute Maximum Ratings Operating ConditionsGND USB TransceiverReset Timing AC Timing CharacteristicsClock Timing Sram Read Cycle Parameters Description Min Typical Max Unit Sram Read Cycle15LOW High Sram Write CycleSram Write Cycle Parameters Parameter Description Min Typical Max UnitSCL I2C Eeprom Timing-Serial IOSDA OUT HPI Host Port Interface Write Cycle Timing Read Cycle Time Chip Select Hold Data Access Time, from HPInRD fallingHPI Host Port Interface Read Cycle Timing Read Pulse WidthIDE Timing HSS Byte Mode TransmitHSS Block Mode Transmit HSS Byte and Block Mode ReceiveHardware CTS/RTS Handshake Register SummaryRegister Summary HSS SOF/EOP CRC SOF/EOP2 Pb-Free Package DiagramsOrdering Information Ordering Information Ordering Code Package TypeOrig. Submis Description of Change Sion Date Document HistoryWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationUSB
Top Page Image Contents