Cypress CY7C67300 manual Crc

Page 95

 

 

 

 

 

 

 

 

 

 

 

 

CY7C67300

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Table 142.

Register Summary (continued)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

R/W

Address

Register

 

 

Bit 15

Bit 14

Bit 13

Bit 12

Bit 11

Bit 10

Bit 9

Bit 8

Default High

 

 

 

 

 

 

 

Bit 7

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

Default Low

 

 

R/W

0xC0AC

Device 2 Interrupt Enable

 

 

Reserved

 

 

 

SOF/EOP

Wake

SOF/EOP

Reset

0000 0000

 

 

 

 

 

 

 

 

 

 

 

Timeout

Interrupt

Interrupt

Interrupt

 

 

 

 

 

 

 

 

 

 

 

 

Interrupt

Enable

Enable

Enable

 

 

 

 

 

 

 

 

 

 

 

 

Enable

 

 

 

 

 

 

 

 

 

 

 

EP7

EP6

EP5

EP4

EP3

EP2

EP1

EP0

0000 0000

 

 

 

 

 

 

 

Interrupt

Interrupt

Interrupt

Interrupt

Interrupt

Interrupt

Interrupt

Interrupt

 

 

 

 

 

 

 

 

Enable

Enable

Enable

Enable

Enable

Enable

Enable

Enable

 

 

 

R/W

0xC0B0

Host 2 Status

 

 

Reserved

 

 

 

 

 

SOF/EOP

Reserved

xxxx xxxx

 

 

 

 

 

 

 

 

 

 

 

 

Interrupt

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Flag

 

 

 

 

 

 

 

 

 

Port B

Port A

Port B

Port A

Port B

Port A

Reserved

Done

xxxx xxxx

 

 

 

 

 

 

 

Wake Interrupt

Wake Interrupt

Connect

Connect

SE0

SE0

 

Interrupt

 

 

 

 

 

 

 

 

Flag

Flag

Change

Change

Status

Status

 

Flag

 

 

 

 

 

 

 

 

 

 

Interrupt Flag

Interrupt Flag

 

 

 

 

 

 

 

R/W

0xC0B0

Device 2 Status

 

 

Reserved

 

 

 

SOF/EOP

Wake

SOF/EOP

Reset

xxxx xxxx

 

 

 

 

 

 

 

 

 

 

Timeout

Interrupt

Interrupt

Interrupt

 

 

 

 

 

 

 

 

 

 

 

 

Interrupt

Flag

Flag

Flag

 

 

 

 

 

 

 

 

 

 

 

 

Enable

 

 

 

 

 

 

 

 

 

 

 

EP7

EP6

EP5

EP4

EP3

EP2

EP1

EP0

xxxx xxxx

 

 

 

 

 

 

 

Interrupt Flag

Interrupt Flag

Interrupt Flag

Interrupt Flag

Interrupt Flag

Interrupt Flag

Interrupt Flag

Interrupt Flag

 

 

 

R/W

0xC0C6

HPI Mailbox

 

 

Message...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Message

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0C8

SPI Configuration

 

 

3Wire

Phase

SCK

Scale Select

 

 

 

Reserved

1000 0000

 

 

 

 

 

 

 

Enable

Select

Polarity Select

 

 

 

 

 

 

 

 

 

 

 

 

 

Master

Master

SS

SS Delay Select

 

 

 

0001 1111

 

 

 

 

 

 

 

Active Enable

Enable

Enable

 

 

 

 

 

 

 

 

R/W

0xC0CA

SPI Control

 

 

SCK

FIFO

Byte

FullDuplex

SS

Read

Transmit

receive

0000 0001

 

 

 

 

 

 

 

Strobe

Init

Mode

 

Manual

Enable

Ready

Data Ready

 

 

 

 

 

 

 

 

Transmit

Receive

Transmit Bit Length

 

Receive Bit Length

 

1000 0000

 

 

 

 

 

 

 

Empty

Full

 

 

 

 

 

 

 

 

 

R/W

0xC0CC

SPI Interrupt Enable

 

 

Reserved...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Reserved

 

 

 

 

Receive Inter-

Transmit Inter-

Transfer Inter-

0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

rupt Enable

rupt Enable

rupt Enable

 

 

 

R

0xC0CE

SPI Status

 

 

Reserved...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

FIFO Error

Reserved

 

 

 

Receive

Transmit

Transfer

0000 0000

 

 

 

 

 

 

 

Flag

 

 

 

 

Interrupt Flag

Interrupt Flag

Interrupt Flag

 

 

 

W

0xC0D0

SPI Interrupt Clear

 

 

Reserved...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Reserved

 

 

 

 

 

Transmit

Transmit

0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

 

Interrupt Clear

Interrupt Clear

 

 

 

R/W

0xC0D2

SPI CRC Control

 

 

CRC Mode

 

CRC

CRC

Receive

One in CRC

Zero in CRC

Reserved...

0000 0000

 

 

 

 

 

 

 

 

 

Enable

Clear

CRC

 

 

 

 

 

 

 

 

 

 

 

...Reserved

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0D4

SPI CRC Value

 

 

CRC

 

 

 

 

 

 

 

1111 1111

 

 

 

 

 

 

 

...CRC

 

 

 

 

 

 

 

1111 1111

 

 

R/W

0xC0D6

SPI Data Port t

 

 

Reserved

 

 

 

 

 

 

 

xxxx xxxx

 

 

 

 

 

 

 

Data

 

 

 

 

 

 

 

xxxx xxxx

 

 

R/W

0xC0D8

SPI Transmit Address

 

 

Address...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Address

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0DA

SPI Transmit Count

 

 

Reserved

 

 

 

 

Count...

 

 

0000 0000

 

 

 

 

 

 

 

...Count

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0DC

SPI Receive Address

 

 

Address...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Address

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0DE

SPI Receive Count

 

 

Reserved

 

 

 

 

Count...

 

 

0000 0000

 

 

 

 

 

 

 

...Count

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0E0

UART Control

 

 

Reserved...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Reserved

 

 

Scale Select

Baud Select

 

 

UART Enable

0000 0111

 

 

R

0xC0E2

UART Status

 

 

Reserved...

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

...Reserved

 

 

 

 

 

Receive

Transmit

0000 0000

 

 

 

 

 

 

 

 

 

 

 

 

 

Full

Full

 

 

 

R/W

0xC0E4

UART Data

 

 

Reserved

 

 

 

 

 

 

 

0000 0000

 

 

 

 

 

 

 

Data

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0xC0E6

PWM Control

 

 

PWM

Reserved

 

 

Prescale

 

 

Mode

0000 0000

 

 

 

 

 

 

 

Enable

 

 

 

Select

 

 

Select

 

 

 

 

 

 

 

 

PWM3

PWM2

PWM1

PWM0

PWM3

PWM2

PWM1

PWM0

0000 0000

 

 

 

 

 

 

 

Polarity Select

Polarity Select

Polarity Select

Polarity Select

Enable

Enable

Enable

Enable

 

 

 

R/W

0xC0E8

PWM Maximum Count

 

 

Reserved

 

 

 

 

 

Count...

 

0000 0000

 

 

 

 

 

 

 

...Count

 

 

 

 

 

 

 

0000 0000

 

 

R/W

0:

PWM n Start

 

 

Reserved

 

 

 

 

 

Address...

 

0000 0000

 

 

 

0xC0EA

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

...Address

 

 

 

 

 

 

 

0000 0000

 

 

 

1:

 

 

 

 

 

 

 

 

 

 

 

 

 

0xC0EE

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

2: 0xC0F2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

3: 0xC0F6

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Document #: 38-08015 Rev. *J

 

 

 

 

 

 

 

 

 

 

Page 95 of 99

[+] Feedback

Page 94 Page 96
Image 95
Page 94 Page 96
Contents Typical Applications EZ-Host FeaturesCY7C67300 Block Diagram Interface Descriptions IntroductionFunctional Overview USB Interface Interface Options for External Memory Bus Pins MEM PinsOTG Interface USB Interface Pins Pin Name Pin NumberOTG Interface Pins Pin Name Pin Number External Memory Interface Up to 256k x 16 External Code/Data Page Mode External Memory Interface PinsExternal Memory Interface Pins Pin Name Pin Number External Memory Interface Block DiagramsSerial Peripheral Interface General Purpose IO Interface GpioUart Interface I2C Eeprom InterfaceProgrammable Pulse/PWM Interface High-Speed Serial InterfaceIDE Interface HPI Interface Pins 3 Pin Name Pin NumberHPI Interface Pins 3 Host Port InterfaceActual IDE Throughput ModeIDE Interface Pins Pin Name Pin Number Charge Pump Interface Pins Pin Name Pin NumberBooster Interface Booster PinsCrystal Pins Crystal Pins Pin Name Pin NumberOperational Modes Boot Configuration InterfaceBoot Configuration Interface Boot ModeSleep Power Savings and Reset DescriptionPower Saving Mode Description Memory Map Document # 38-08015 Rev. *JPage 15 Bank Selected 0xC018 0xC01AProcessor Control Registers RegistersRevision Register Bank RegisterBank Register Example Hex Value Binary Value ReservedCPU Speed Definition Processor Speed Host/Device 1B Wake Enable Bit Power Control RegisterHost/Device 2B Wake Enable Bit Host/Device 2A Wake Enable BitSPI Interrupt Enable Bit Sleep Enable BitInterrupt Enable Register Halt Enable Bit OTG Interrupt Enable BitUart Interrupt Enable Bit HSS Interrupt Enable BitMailbox Interrupt Enable Bit Out Mailbox Interrupt Enable BitPort 1B Diagnostic Enable Bit USB Diagnostic RegisterPort 2B Diagnostic Enable Bit Port 2A Diagnostic Enable BitExternal Memory Registers Extended Page n Map Register Upper Address Enable Register 0xC038 R/WUpper Address Enable Bit Extended Page n Map Register R/WTimer Registers WDT Enable Bit Watchdog Timer RegisterTimeout Flag Bit Lock Enable BitPort B D+ Status Bit Timer n RegisterGeneral USB Registers USB n Control RegisterEnable Mode Select BitPort B Resistors Enable Bit Port a Resistors Enable BitUSB Host Only Register Register Name Address Host 1/Host Port a SOF/EOP Enable Bit ReservedPreamble Enable Bit USB Host Only RegistersSequence Select Bit Sync Enable BitHost n Address Register ISO Enable Bit Arm Enable BitNAK Flag Bit Port Select BitUnderflow Flag Bit Stall Flag BitHost n PID Register Error Flag BitSequence Status Bit Host n PID Register WHost n Count Result Register Endpoint Select Bits PID Select DefinitionPID Select Host n Count Result Register RHost n Device Address Register Host n Interrupt Enable RegisterVbus Interrupt Enable Bit ID Interrupt Enable BitPort B Connect Change Interrupt Enable Bit SOF/EOP Interrupt Enable BitPort B Wake Interrupt Enable Bit Port a Wake Interrupt Enable BitPort B Connect Change Interrupt Flag Bit SOF/EOP Interrupt Flag BitPort B Wake Interrupt Flag Bit Port a Wake Interrupt Flag BitHost 1 Frame Register 0xC096 Host 2 Frame Register 0xC0B6 Host n SOF/EOP Counter Register RHost n SOF/EOP Counter Register Host n Frame Register RDevice n Endpoint n Control Register IN/OUT Ignore Enable BitUSB Device Only Registers Device n Endpoint n Control Register R/WDirection Select Bit Stall Enable BitNAK Interrupt Enable Bit Enable BitDevice n Endpoint n Count Register Device n Endpoint n Count Register R/WException Flag Bit Device n Endpoint n Status Register R/WDevice n Endpoint n Status Register OUT Exception Flag BitDevice n Endpoint n Count Result Register Setup Flag BitSequence Flag Bit Device n Endpoint n Count Result Register R/WDevice n Port Select Register Device n Interrupt Enable Register R/WDevice n Interrupt Enable Register Port Select Bit Device n Port Select Register R/WEP6 Interrupt Enable Bit SOF/EOP Timeout Interrupt Enable BitReset Interrupt Enable Bit EP7 Interrupt Enable BitDevice n Status Register R/W EP0 Interrupt Enable BitDevice n Address Register W Device n Address RegisterEP5 Interrupt Flag Bit Reset Interrupt Flag BitEP7 Interrupt Flag Bit EP6 Interrupt Flag BitEP1 Interrupt Flag Bit SOF/EOP Timeout Flag BitSOF/EOP Timeout Interrupt Counter Bits EP2 Interrupt Flag BitOTG Control Register Reserved Vbus Pull-up Enable BitOTG Control Registers Device n SOF/EOP Count RegisterGpio Registers HSS Enable Bit Write Protect Enable BitSAS Enable Bit Mode Select Definition Gpio Configuration 108Gpio n Input Data Register Interrupt 0 Enable BitInterrupt 0 Polarity Select Bit Reserved Gpio n Output Data RegisterIDE Registers IDE Start Address Register Mode Select DefinitionIDE Start Address Register 0xC04A R/W IDE Control Register IDE Interrupt Enable BitIDE Enable Bit IDE Stop Address RegisterHSS Registers Register Name Address HSS RegistersIDE PIO Port Registers 0xC050 0xC06F R/W HSS Control Register Xoff Enable BitCTS Enable Bit Receive Interrupt Enable BitHSS Baud Rate Register Packet Mode Select BitTransmit Ready Bit Receive Overflow Flag BitHSS Data Register 0xC076 R/W HSS Transmit Gap Register 0xC074 R/WHSS Transmit Gap Register Transmit Gap Select BitsHSS Receive Counter Register HSS Receive Counter Register 0xC07A R/WHSS Transmit Counter Register HSS Transmit Address Register 0xC07C R/WHSS Transmit Address Register HSS Transmit Counter Register 0xC07E R/WInterrupt Routing Register Vbus to HPI Enable BitHPI Registers HPI Breakpoint Register HPI Registers Register Name AddressSOF/EOP1 to HPI Enable Bit ID to HPI Enable BitSOF/EOP2 to HPI Enable Bit SOF/EOP2 to CPU Enable BitHPI Mailbox Register 0xC0C6 R/W SIEXmsg Register WSIE1msg Register SIE2msg Register SIEXmsg RegisterID Flag Bit Reset2 Flag BitHPI Status Port Vbus Flag BitMailbox Out Flag Bit Reset1 Flag BitSPI Registers Done1 Flag BitMaster Enable Bit 3Wire Enable BitPhase Select Bit Master Active Enable BitSCK Strobe Bit Byte Mode BitRead Enable Bit SPI Control RegisterFifo Error Flag Bit SPI Interrupt Enable RegisterTransmit Interrupt Enable Bit Transfer Interrupt Enable BitTransfer Interrupt Flag Bit Receive Interrupt Flag BitTransmit Interrupt Flag Bit SPI Interrupt Clear RegisterSPI CRC Value Register Receive CRC Bit CRC Mode Definition CRCMode CRC Polynomial 1514CRC Enable Bit CRC Clear BitSPI Transmit Address Register SPI Data Register 0xC0D6 R/WSPI Data Register SPI Transmit Address Register 0xC0D8 R/WSPI Receive Count Register SPI Transmit Count RegisterSPI Receive Address Register Uart Registers Uart Data Register 0xC0E4 R/W Uart Status Register 0xC0E2 RUart Status Register Receive buffer full Receive buffer emptyPWM Control Register PWM Enable BitPWM Registers PWM Registers Register Name AddressPWM 0 Enable Bit PWM 3 Enable BitPWM 2 Enable Bit PWM 1 Enable BitPWM n Stop Register PWM n Start Register R/WPWM n Start Register PWM n Stop Register R/WPWM Cycle Count Register PWM Cycle Count Register 0xC0FA R/WPin Descriptions Name Type Pin DiagramPin Descriptions D8/MISO D11/MOSIMosi SPI Mosi SCK SPI SCKGPIO26/CTS/PWM3 GPIO29/OTGIDGPIO28/TX GPIO27/RXTie to Gnd for normal operation Booster Power input 2.7V toCrystal Requirements XTALIN, Xtalout DC CharacteristicsAbsolute Maximum Ratings Operating ConditionsGND USB TransceiverClock Timing AC Timing CharacteristicsReset Timing LOW Sram Read Cycle15Sram Read Cycle Parameters Description Min Typical Max Unit High Sram Write CycleSram Write Cycle Parameters Parameter Description Min Typical Max UnitSDA OUT I2C Eeprom Timing-Serial IOSCL HPI Host Port Interface Write Cycle Timing Read Cycle Time Chip Select Hold Data Access Time, from HPInRD fallingHPI Host Port Interface Read Cycle Timing Read Pulse WidthIDE Timing HSS Byte Mode TransmitHSS Block Mode Transmit HSS Byte and Block Mode ReceiveRegister Summary Register SummaryHardware CTS/RTS Handshake HSS SOF/EOP CRC SOF/EOP2 Pb-Free Package DiagramsOrdering Information Ordering Information Ordering Code Package TypeOrig. Submis Description of Change Sion Date Document HistoryUSB Sales, Solutions, and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions
Top Page Image Contents