Cypress CY7C68034, CY7C68033 manual Endpoint RAM, Default Full-Speed Alternate Settings2

Page 9

CY7C68033/CY7C68034

Endpoint RAM

Size

• 3 × 64 bytes (Endpoints 0 and 1)

• 8 × 512 bytes (Endpoints 2, 4, 6, 8)

Organization

EP0

Bidirectional endpoint zero, 64-byte buffer

EP1IN, EP1OUT

64-byte buffers, bulk or interrupt

EP2,4,6,8

Eight 512-byte buffers, bulk, interrupt, or isochronous.

EP4 and EP8 can be double buffered, while EP2 and 6 can be either double, triple, or quad buffered.

For high-speed endpoint configuration options, see Figure 8.

Setup Data Buffer

A separate 8-byte buffer at 0xE6B8-0xE6BF holds the setup data from a CONTROL transfer.

Endpoint Configurations (High-speed Mode)

Endpoints 0 and 1 are the same for every configuration. Endpoint 0 is the only CONTROL endpoint, and endpoint 1 can be either BULK or INTERRUPT. The endpoint buffers can be configured in any 1 of the 12 configurations shown in the vertical columns. When operating in full-speed BULK mode, only the first 64 bytes of each buffer are used. For example, in high-speed the max packet size is 512 bytes, but in full-speed it is 64 bytes. Even though a buffer is configured to be a 512 byte buffer, in full-speed only the first 64 bytes are used. The unused endpoint buffer space is not available for other opera- tions. An example endpoint configuration would be:

EP2–1024 double buffered; EP6–512 quad buffered (column 8 in Figure 8).

Figure 8. Endpoint Configuration

EP0 IN&OUT EP1 IN EP1 OUT

64

 

 

64

 

 

64

 

64

 

 

 

64

 

 

 

64

 

 

64

 

 

 

 

64

 

 

 

 

64

 

 

64

 

 

 

64

 

 

 

64

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

64

 

 

64

 

 

64

 

64

 

 

64

 

 

64

 

 

64

 

 

 

64

 

 

 

64

 

 

64

 

 

 

64

 

 

 

64

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

64

 

 

64

 

 

64

 

64

 

 

 

64

 

 

 

64

 

 

64

 

 

 

 

64

 

 

 

 

64

 

 

64

 

 

 

64

 

 

 

64

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EP2

 

 

EP2

 

 

EP2

 

EP2

 

 

 

EP2

 

 

 

EP2

 

EP2

 

 

 

EP2

 

 

 

EP2

 

EP2

 

 

EP2

 

 

EP2

512

512

512

512

512

512

1024

1024

1024

512

 

 

 

 

 

512

512

512

512

512

512

512

1024

 

 

 

 

1024

 

 

 

 

EP4

EP4

EP4

 

 

 

 

 

 

512

 

 

 

 

 

 

 

 

 

 

 

512

512

512

512

512

512

1024

1024

1024

EP6

1024

1024

512

512

512

512

512

512

 

 

 

512

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EP6

EP6

EP6

EP6

EP6

EP6

EP6

EP6

EP6

512

1024

 

512

512

 

512

512

 

512

512

 

 

1024

1024

1024

1024

512

1024

512

512

512

512

512

512

 

 

 

 

 

EP8

EP8

 

EP8

 

 

EP8

 

 

EP8

 

 

1024

512

512

1024

512

512

1024

512

512

1024

512

512

512

512

 

512

512

 

512

512

 

512

512

 

 

 

 

 

 

 

 

1

2

3

4

5

6

7

8

9

10

11

12

Default Full-Speed Alternate Settings

Table 6. Default Full-Speed Alternate Settings[2, 3]

Alternate Setting

0

1

2

3

ep0

64

64

64

64

 

 

 

 

 

ep1out

0

64 bulk

64 int

64 int

 

 

 

 

 

ep1in

0

64 bulk

64 int

64 int

 

 

 

 

 

ep2

0

64 bulk out (2×)

64 int out (2×)

64 iso out (2×)

 

 

 

 

 

Notes

2.‘0’ means ‘not implemented.’

3.‘2×’ means ‘double buffered.’

Document #: 001-04247 Rev. *D

Page 9 of 33

[+] Feedback

Image 9
Contents Block Diagram CY7C68033/CY7C68034 Silicon FeaturesCY7C68034 Only Silicon Features CY7C68033 Only Silicon FeaturesDefault Nand Firmware Features OverviewApplications Functional Overview USB Signaling SpeedClock Frequency Special Function RegistersPSW ACC Exif INT2CLR IOE SBUF1 IOA IOB IOC IODMpage INT4CLR OEA OEB DPL1 OEC DPH1 OED DPS OEEBus-powered Applications Default Silicon ID Values Default VID/PID/DIDDefault Silicon ID Values ReNumerationUSB Interrupt Table for INT2 INT2 USB InterruptsPriority INT2VEC Value Source FIFO/GPIF Interrupt INT4Reset Pin Reset and WakeupReset Timing Values Condition Program/Data RAMRegister Addresses Endpoint RAM Default Full-Speed Alternate Settings2Default High-Speed Alternate Settings2 External Fifo InterfaceGpif Autopointer Access ECC Generation5I2C Controller Pin Assignments Feature programmable polarityCY7C68033/CY7C68034 Pin Default Description Name NX2LP-Flex Pin Descriptions 56 QFN Default PinNand TypePort a Port D Port BGround Power and GroundNX2LP-Flex Register Summary Register SummaryRegister can only be reset, it cannot be set Nakirq EP0CS E6CD Flowstbperiod SEL Operating Conditions Absolute Maximum RatingsDC Characteristics AC Electrical CharacteristicsUSB Transceiver Slave Fifo Asynchronous Write Slave Fifo Asynchronous ReadSlave Fifo Output Enable Slave Fifo Asynchronous Packet End StrobeSlave Fifo Address to Flags/Data RD/WR/PKTEND to FIFOADR10 Hold Time Sequence Diagram FIFOADR10 to SLRD/SLWR/PKTEND Setup TimeSequence Diagram of a Single and Burst Asynchronous Read Slave Fifo Asynchronous AddressSlave Fifo Asynchronous Write Sequence and Timing Diagram13 Sequence Diagram of a Single and Burst Asynchronous WriteOrdering Information Package DiagramQuad Flat Package No Leads QFN Package Design Notes PCB Layout Recommendations16Plot of the Solder Mask White Area Issue Date Orig. Description of Change Document HistoryREV ECN no