HP 1GSa/s Digitizing Oscilloscope 16532A manual

Page 69

HP 16532A - Service

Triggering. There are two main trigger circuits that trigger four trigger sources. The two trigger circuits are the analog trigger and the logic trigger. The analog trigger IC operates as a multichannel Schmidt trigger/comparator. A trigger signal (a copy of the analog input signal) from each of the inputs is directed to the analog trigger IC inputs. The trigger signal is continuously compared with the trigger reference level selected by the user. Once the trigger condition is met, the trigger TRUE signal is fed to the logic trigger, which begins the acquisition and store functions by way of the time base.

The four trigger sources are Channel 1, Channel 2, Intermodule Bus (IMB), and external BNC. The operation of the input channels was discussed previously. The IMB trigger signal is sent directly to the logic trigger. External triggering is provided by the BNC input of the 16500A Logic Analysis System mainframe.

Time Base. The time base provides the sample clocks and timing necessary for data acquisition. It consists of the 100 MHz reference oscillator and time base hybrid.

The 100 MHz reference oscillator provides the base sample frequency.

The time base hybrid has programmable dividers to provide the rest of the sample frequencies appropriate for the time range selected. The time base uses the time-stretched output of the fine interpolator to time-reference the sampling to the trigger point. The time base has counters to control how much data is taken before (pre-trigger data) and after (post-trigger data) the trigger event. After the desired number of pre-trigger samples has occurred, the Time base hybrid sends a signal to the Logic Trigger (trigger arm) indicating it is ready for the trigger event. When the trigger condition is satisfied, the Logic Trigger sends a signal back to the time base hybrid. The time base hybrid then starts the post-trigger delay counter.

When the countdown reaches zero, the sample clocks are stopped and the CPU is signaled that the acquisition is complete. The Fine Interpolator is a dual-slope integrator that acts as a time-interval stretcher. When the logic trigger receives a signal that meets the programmed triggering requirements, it signals the time base. The time base then sends a pulse to the fine interpolator. The pulse is equal in width to the time between the trigger and the next sample clock. The fine interpolator stretches this time by a factor of approximately 500. Meanwhile, the time base hybrid runs a counter with a clock derived from the sample rate oscillator. When the interpolator indicates the stretch is complete, the counter is stopped. The count represents, with much higher accuracy, the time between the trigger and the first sample clock. The count is stored and used to place the recently acquired data in relationship with previous data.

AC Cal. The AC Cal is a multiplexer circuit that can provide several signals to the Probe Compensation/AC Calibrator output on the rear panel. The signal provided depends on the mode of the instrument. It can be either a probe compensation signal, a pulse representing the trigger event, signals used for self-calibration, or the 100 MHz reference oscillator when sample period is 1 ns.

DC Cal. The DC Cal output, a rear panel signal, is used for self-calibration. It is one output from the 16-channel DAC.

Digital Interface. The Digital Interface provides control and interface between the system control and digital functions in the acquisition circuitry.

Analog Interface. The Analog Interface provides control of analog functions in the acquisition circuitry. It is primarily a 16-channel DAC with an accurate reference and filters on the outputs. It controls channel offsets and trigger levels, and provides the DC Cal output.

6-3

Image 69
Contents HP 16532A Safety Symbols Safety ConsiderationsContents Service CalibrationSection Replaceable Parts List of Tables Page Table of Contents Page Safety Requirements IntroductionModule Covered by This Manual Accessories Available Accessories SuppliedSpecifications Operating CharacteristicsRise Time2 1.4 ns HP 16532A SpecificationsWaveform Record Length 8000 points Vertical dc Gain Accuracy4 ± 1.5% of full scaleHP 16532A Operating Characteristics Vertical at BNCTimebase Digitizer TriggeringTrigger Level Range Trigger ModesDisplay Modes Waveform DisplayMeasurement Aids Operating Environment Setup AidsEquipment Critical Specifications Recommended Model USE Page Table of Contents Page Initial Inspection Safety Requirements Power RequirementsModule Installation Preparation for UseProcedure Installation ConsiderationsEndplate Overlap Bottom Sequence Operating Environment Tagging for ServiceStorage PackagingTable of Contents Page Performance Test Procedures Test RecordPerformance Test Interval DC CAL Output Test AC CAL Output Test Specification Equipment Required Critical Specification Model/Part NumberInput Resistance Page Voltage Measurement Accuracy Voltage Measurement Accuracy Test Div Offset Supply Upper Limit Lower Limit Offset Accuracy Procedure Zero-Input OffsetDiv Offset Supply Min Max DC Input OffsetBandwidth V1MHz Time Measurement Accuracy Menu Selection Setting Trigger Sensitivity RUN Repetitive Performance Test Record Paragraph No Test Results Yes No Page Table of Contents Page Calibration Protection Switch Calibration IntervalMaintaining System Integrity Calibration Instrument WarmupLocation of the PROTECT/UNPROTECT Switch Setting the PROTECT/UNPROTECT Switch to UnprotectEquipment Required for Calibration Loading the Default Calibration FactorsCalibrate Delay of the Self Cal menu as follows Self Cal Menu CalibrationsCalibrate Vert Cal of the Self Cal menu as follows Calibrate the Logic Trigger of the Self Cal menu as follows Calibrate the Time Null of the Self Cal menu as followsExt Trig Null Calibration Connections Calibrate the Ext Trig Null of the Self Cal menu as followsSealing the Mainframe Setting the PROTECT/UNPROTECT Switch to ProtectTable of Contents Page Abbreviations Replaceable Parts ListOrdering Information Exchange AssembliesDirect Mail Order System Reference Designator and Abbreviations Parts Identification HP Part Qty Number Reference DesignatorDescription Mfr Code Mfr Part NumberPage Table of Contents Page Module Block Diagram and The- ory of Operation Introduction Safety RequirementsMain Assembly Theory of Operation Attenuator Theory of OperationHP 16532A Oscilloscope Block Diagram Page Self-Tests Self-Test Access ProcedureLoad Test System Screen Touch the Functional Tests field Functional Tests ScreenA/D Test Run Screen Exit Test System Screen Data Memory Test Self-Test DescriptionsTimebase Test TestTroubleshooting Aids TroubleshootingVerifying the System Clock Page Troubleshooting E E T Troubleshooting Sheet1 6 5 3 2 a Troubleshooting E E T Troubleshooting E E T Troubleshooting E E T Troubleshooting E E T Oscilloscope Module Removal Procedure Oscilloscope Module Removal and Replacement12. Endplate Overlap Bottom Sequence Oscilloscope Module Replacement ProcedureTrigger Cable Removal Procedure Trigger Cable Removal and ReplacementAttenuator Removal and Replacement Trigger Cable Replacement ProcedureAttenuator Removal Procedure Attenuator Replacement Procedure Warranty CertificationAssistance